HIERARCHICAL AND PSEUDO-RANDOM EIRA CODES BASED ON BIBDS AND PRIMITIVE INTERLEAVERS

Jesús Miguel Pérez Llano, Víctor Fernández Solórzano

2006

Abstract

This paper describes a method based on hierarchical matrices and primitive generators that allows low cost coder and decoder implementations. The hierarchical approach is well suited for decoder implementation and, in addition, the method has been applied to eIRA structures which have demonstrated a reduced coder implementation complexity. Despite the added structure to eIRA original codes, the architecture presented shows similar BER performance. To achieve this, BIBDs have been used to avoid length-four cycles and primimitive generators contribute to get a pseudo-random construction. Moreover, the reduction of low weight codewords and near codewords are considered in order to reduce error-floors.

References

  1. Gallager, R. G., 1962. Low-density parity-check codes. In IRE Transactions in Information Theory, vol. IT-8, pp.21-28.
  2. MacKay, D. J. C., 1999. Good error-correcting codes based on very sparse matrices. In IEEE Transactions on Information Theory, vol. 45, pp. 339-431.
  3. DVB-S2 Standard, 2004: EN 302 3027 v1.1.1.
  4. MacKay, D. J. C. and Neal R. M., 1997. Near Shannon limit performance of low density parity check codes. In Electronic Letters, vol. 33, no. 6, pp.457-458.
  5. Kou, Y., Lin, S. and Fossorier M. P. C., 2001. Lowdensity parity-check codes based on finite geometries: A rediscovery and new results. In IEEE Transactions on Information Theory, vol. 47, pp. 2711-2736.
  6. Yang, M., Ryan, W. E. and Li, Y., 2004. Design of Efficiently-Encodable Moderate-Length High-Rate Irregular LDPC Codes. In IEEE Transactions on communications., vol. 52, pp.564-571.
  7. Mansour, M. and Shanbhag, N., 2003. High-throughput LDPC decoders. In IEEE Transactions on VLSI Systems., pp.976-996.
  8. Mansour, M., 2004. High-Performance Decoders for Regular and Irregular Repeat-Accumulate Codes. In Proceedings IEEE GlobeCOM, Dallas, USA.
  9. Liao, E., Yeo, E. and Nikolic, B., 2004. Low-density parity-check code constructions for hardware implementation. In Proceedings IEEE ICC, Paris, France.
  10. Rosenthal J. and Vontobel P.O., 2000. Constructions of LDPC Codes Using Ramanujan graphs and Ideas for Margullis. In Proceedings of the 38-th Allerton Conference on Communications, Control and Computing, Illinois, USA.
  11. Mansour, M. and Shanbhag, N., 2002. Low Power VLSI Decoder Architectures for LDPC Codes. In Proceedings ISLPED.
  12. MacKay, D. J. C and Postol, M. S., 2003. Weaknesses of Margulis and Ramanujan-Margulis low-density paritycheck codes. In Electronic Notes in Theoretical Computer Science.
  13. Zhang, T. and Parhi, K. K., 2004. Joint (3,k)-Regular LDPC Code and Decoder/Encoder Design. In IEEE Transactions on Signal Proccesing, vol. 52, no. 4, pp. 1065-1079.
  14. Ammar, B., Honary, B., Kou, Y., Xu, J., and Lin, S., 2004. Construction of Low Density Parity Check Codes based on balance incomplete block designs. In IEEE Transactions on Information Theory.
  15. Ammar, B., Honary, B., Kou, Y., and Lin, S., 2002. Construction of Low Density Parity Check Codes: A Combinatoric Design Approach. In Proceedings IEEE International Symposium on Information Theory, Lausanne, Switzerland.
  16. Dinoi, L., Sottile, F., Benedetto, S., 2005. Design of Variable-rate Irregular LDPC Codes with Low Error Floor. In Proceedings IEEE ICC, Seoul, South Korea.
  17. Morelos-Zaragoza, R. 2002. The Art of Error Correcting Coding. The John Wiley & Sons.
  18. Prabhakar, A., Narayanan, K. 2002. Pseudorandom construction of low-density parity-check codes using linear congruential sequences. In IEEE Transactions on Communications, vol. 50, no. 9, pp. 1389-1396.
  19. Tian, T., Jones, C., Villasenor, J. D. and Wesel, R. D.. 2004. Selective avoidance of cycles in irregular LDPC code construction. In IEEE Transactions on Communications., vol. 52, pp. 1242-1247.
  20. Mao, Y. and Banihashemi, H. 2001. A heuristic search for good low-density parity-check codes at short block lengths. In Proceedings IEEE ICC, Helsinki, Finland.
  21. Anderson, I. 1990. Combinatorial Designs: Construction Methods. The Chischester, U.K.: Ellis Horwood.
  22. Richardson, T. J., Shokrollahi, M. A. and Urbarke R. L. 2001. Design of capacity-approaching irregular lowdensity parity check codes. In IEEE Transactions on Information Theory, vol. 47, pp. 619-637.
  23. Pérez, J.M. and Fernández, V. 2005. Hardware Aware eIRA LDPC Code Generation. In Proceedings IEEE ISWCS, Siena, Italy.
Download


Paper Citation


in Harvard Style

Miguel Pérez Llano J. and Fernández Solórzano V. (2006). HIERARCHICAL AND PSEUDO-RANDOM EIRA CODES BASED ON BIBDS AND PRIMITIVE INTERLEAVERS . In Proceedings of the International Conference on Wireless Information Networks and Systems - Volume 1: WINSYS, (ICETE 2006) ISBN 978-972-8865-65-8, pages 151-157. DOI: 10.5220/0002088401510157


in Bibtex Style

@conference{winsys06,
author={Jesús Miguel Pérez Llano and Víctor Fernández Solórzano},
title={HIERARCHICAL AND PSEUDO-RANDOM EIRA CODES BASED ON BIBDS AND PRIMITIVE INTERLEAVERS},
booktitle={Proceedings of the International Conference on Wireless Information Networks and Systems - Volume 1: WINSYS, (ICETE 2006)},
year={2006},
pages={151-157},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0002088401510157},
isbn={978-972-8865-65-8},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Wireless Information Networks and Systems - Volume 1: WINSYS, (ICETE 2006)
TI - HIERARCHICAL AND PSEUDO-RANDOM EIRA CODES BASED ON BIBDS AND PRIMITIVE INTERLEAVERS
SN - 978-972-8865-65-8
AU - Miguel Pérez Llano J.
AU - Fernández Solórzano V.
PY - 2006
SP - 151
EP - 157
DO - 10.5220/0002088401510157