

A LOAD BALANCING SCHEDULING APPROACH FOR DEDICATED MACHINE CONSTRAINT

Arthur M. D. Shr, Alan Liu

Department of Electrical Engineering, National Chung Cheng University, Chia-Yi 621, Taiwan, R.O.C.

Peter P. Chen

Department of Computer Science, 298 Coates Hall, LSU, Baton Rouge, LA 70803, USA

Keywords: Load Balancing Scheduling, Dedicated Machine Constraint, Least Slack, Resource Schedule and Execution Matrix, Semiconductor Manufacturing.

Abstract: The constraint of having a dedicated machine for photolithography process in semiconductor manufacturing is one of the new challenges introduced in photolithography machinery due to natural bias. With this constraint, the wafers passing through each photolithography process have to be processed on the same machine. The purpose of the limitation is to prevent the impact of natural bias. However, many scheduling polices or modeling methods proposed by previous research for the semiconductor manufacturing production have not discussed the dedicated machine constraint. In this paper, we propose the Load Balancing (LB) scheduling approach based on a Resource Schedule and Execution Matrix (RSEM) to tackle this constraint. The LB scheduling approach is to schedule each wafer lot at the first photolithography stage to a suitable machine according to the load balancing factors among machines. We describe the algorithm of the proposed LB scheduling approach and RSEM in the paper. We also present an example to demonstrate our approach and the result of the simulations to validate our approach.

1 INTRODUCTION

Semiconductor manufacturing systems are different from the traditional manufacturing systems, such as a flow-shops manufacturing system in assembly lines or a job-shops manufacturing system. In a semiconductor factory, one wafer lot passes through hundreds of operations, and the processing procedure takes a few months to complete. The operations of semiconductor manufacturing incrementally develop an IC product layer by layer. Figure 1 shows the concept of the process flow of a semiconductor manufacturing system, a re-entrant production line (Kumar, 1993) (Kumar, 1994).

One of the challenges in the semiconductor manufacturing systems is the dedicated photolithography machine constraint which is caused by the natural bias of the photolithography machine. Natural bias will impact the alignment of patterns between different layers. The smaller the dimension of the IC products (wafers), the more difficult they will be to align between different

layers. The wafer lots passing through each photolithography stage have to be processed on the same machine. The purpose of the limitation is to prevent the impact of natural bias and to keep a good yield of the IC product. Figure 2 describes the dedicated machine constraint. When wafer lots enter each photolithography operation stage, with this constraint, the wafer lots dedicated to machine X, they need to wait for machine X, even if there is no wafer lot waiting for machine Y, which is idle. On the other hand, when wafer lots enter into other




Figure 1: The process flow of semiconductor manufacturing, a re-entrant line.

operation stages, without any machine constraints, the wafer lots can be scheduled to any machine of A, B or C as long as they become idle.

The constraint is the most important challenge to improve productivity and fulfill the request for customers as well as the main contributor to the complexity and uncertainty of semiconductor manufacturing. If we randomly schedule the wafer lots to arbitrary photolithography machines at the first photolithography stage, then the load of all photolithography machines might become unbalanced. This load balancing issue derived mainly from the dedicated photolithography machine constraint. This happens because once the wafer lots have been scheduled to one of the machines at the first photolithography stage, they must be assigned to the same machine in the subsequent photolithography stages until they have passed the last photolithography stage. Therefore, the short time of unexpected breakdown of one machine will cause a pile up of many wafer lots waiting for the machine and the situation makes the machine critical to the factory.

Therefore, the unbalanced load among photolithography machines will mean that some of the photolithography machines will become idle and remain so for a while, due to the fact that no wafer lots can be processed, and the other will always be busy while many wafer lots in the buffer limited to this machine are awaiting processing. As a result, the performance of the factory will have been decreased and impacted. The wafer lots of a load unbalancing factory usually need to be switched from the highly congested machines to the idle machines. It relies on experienced engineers to manually handle alignment problem of the wafer lots with a different situation off-line. It is inefficient to determine one lot at a time which wafer lot and machine need be switched. Moreover, this method cannot meet the fast-changing market of the semiconductor industry.

Motivated by the issues described above, we propose a Load Balancing (LB) scheduling approach based on a Resource Schedule and Execution Matrix (RSEM) to tackle the dedicated machine constraint. By selecting a wafer lot which has the maximum waiting step and a wafer lot which has the smallest load, the LB method could schedule each wafer lot at first and unconstrained photolithography stage to a suitable photolithography machine.

The paper is organized as follows: we describe the related research in Section 2. Section 3 depicts the algorithm of the proposed LB scheduling approach. An example of semiconductor factory

applying LB scheduling approach is described in Section 4. Section 5 shows the simulation results that validated our approach. Section 6 discusses the conclusion.




Figure 2: Dedicated machine constraint and load balancing

2 RELATED RESEARCH

By using a queuing network model, a “Re-Entrant Lines” model has been proposed to provide the analysis and design of the semiconductor manufacturing system. (Kumar, 1993) (Kumar, 1994). These scheduling policies have been proposed to deal with the buffer competing problem in the re-entrant production line, wherein they pick up the next wafer lot in the queue buffers when machines are becoming idle. Wein’s research used a Brownian queuing network model to approximate a multi-class queuing network model with dynamic control to the process in the semiconductor factory (Wein, 1998). A special family-based scheduling rule, Stepper Dispatch Algorithm (SDA-F), is proposed to the wafer fabrication system (Chern and Liu, 2003). SDA-F uses a rule-based algorithm with threshold control and least slack principles to dispatch wafer lots in photolithography stages. A stochastic dynamic programming model proposed for scheduling new wafer lot release and bottleneck processing by stage in the semiconductor factory (Shen and Leachman, 2003). This scheduling policy incorporates analysis of uncertainties in products' yield and demand.

Dynamic Scheduling System is a dynamic artificial intelligent scheduling approach that focuses on the most urgent unsolved problem (Hildum, 1994). Another research uses the Petri Net approach to modeling, analysis, simulation, scheduling and the control of the semiconductor manufacturing system (Zhou and Jeng, 1998). Two researches developed simulations to model the photolithography process, one of them proposed a Neural Network approach to develop an intelligent scheduling method according to a qualifying matrix and the lot scheduling criteria to improve the performance of the photolithography machines (Arisha and Young 2004). The other one is to decide

the wafer lots assignment of the photolithography machines at the time when the wafer lots were released to manufacturing system to improve the load-balancing problem (Mönch, et al. 2001).

3 RESOURCE SCHEDULE AND EXECUTION MATRIX (RSEM)

The RSEM method consists of three modules *Task Generation*, *Resource Calculation*, and *Resource Allocation* modules. The first module is to model the tasks for the scheduling system. For example, in the semiconductor factory, the tasks are the procedures of processing wafer lots, starting from the raw material until the completion of the IC products. We generate a two-dimension matrix for the tasks that are going be processed by machines. One dimension is reserved for the tasks t_1, t_2, \dots, t_n , the other is to represent the periodical time event (or step) s_1, s_2, \dots, s_m . Each task has a sequential pattern to represent the resources it needed during the process sequence from a raw material to a product. We define each type resource as r_1, r_2, \dots, r_o , where it means a particular task needs the resources in the sequence of r_1 and r_2 following that until r_o is gained. Therefore, the matrix looks as follows:

	s_1	s_2	s_j	.	s_m
t_1	r_1	r_2	r_3	r_k
t_2		r_3	r_4	r_k
.								
t_i			r_3	r_4	r_k	..	
.								
t_n				r_k

The symbol, r_k in the Matrix[t_i, s_j] is to represent the fact that the task t_i needs of the resource (machine) r_k at the time s_j . If t_i starts to be processed at s_j and the total step numbers of t_i is p , we will fill its pattern into the matrix from Matrix[t_i, s_j] to [t_i, s_{j+p-1}]. All the tasks, t_1, \dots, t_n , follow the illustration above to form a task matrix in the task generation module. To represent the dedicated machine constraint in the matrix for this research, the symbol r_k^x , a replacement of r_k , is to represent that t_i has been dedicated to number x of type k machine at s_j . The symbol w_k is to represent the wait situation when the machine r_k cannot serve t_i at s_j . We will insert this symbol in the Resource Allocation module later.

The *Resource Calculation* module is to summarize the value of each dimension as the factors for the scheduling rules of the *Resource Allocation* module. For example, we can acquire how many steps t_i needed to be processed by

counting task pattern of t_i dimension in the matrix. We can also realize how many wait steps t_i has had by counting w_k from start step to current step of t_i dimension in the matrix. Furthermore, if we count the r_k^x in s_j dimension, we can know how many tasks will need the machine m_x of resource r_k at s_j .

Before we can start the execution of the *Resource Allocation* module, we need to generate the task matrix, obtain all the factors for the scheduling rules, and build up the rules. The module is to schedule the tasks to the suitable resource according to the factors and predefined rules. To represent the situation of waiting for r_k ; i.e., when t_i can not take the resource of r_k at the time s_j , then we will not only insert w_k in the pattern of t_i , but also need to shift the following pattern to the next step in the matrix. Therefore, we can obtain the updated factor for how many tasks wait for r_k at s_j only if we have counted w_k by the dimension s_j . We can also obtain the factor for how many wait step that t_i has had only if we have counted $w_k, 1 \leq k \leq o$ by t_i dimension in the matrix

To better understand our proposed scheduling process, the flowchart of RSEM is shown in Figure 3. The process of using the RSEM starts from the *Task Generation* module and it will copy the predefined task patterns of tasks into the matrix. Entering the *Resource Calculation* module, the factors for the tasks and resources will be brought out at the current step. This module will update these factors again at each scheduling step. The execution of scheduling process is in the *Resource Allocation* module. When we have done the schedule for all the tasks for the current step, we will return to check for new tasks and repeat the whole process again by following the flowchart. We will exit the scheduling process when we reaches the final step of the last task if there is still no new task appended to the matrix. After that, the scheduling process will restart immediately when the new tasks arriving in the system.




Figure 3: Scheduling flowchart.

Comparing the mean of cycle time, the LS method has an average 128.52 steps in simulation I and 371.64 steps in simulation II. The LB method has an average 125.63 and 356.50 steps in simulation I and II. LB is better than LS 2.30% in simulation I and 4.25% in simulation II. For the deviation of steps of all wafer lots in these two simulations, the LB approach is better than the LS approach.




Figure 4: Result of simulation I & II.

Although the simulations are simplified, they reflect the real situation we have met in the factory. It is not difficult to extend the simulation with more machines, wafer lots, and stages. We can use different numbers of r_2 together, e.g., r_2 , r_2r_2 , or $r_2r_2r_2r_2, \dots$, for the task patterns to represent different process time of different photolithography stages.

6 CONCLUSION

To provide the solution to the issue of dedicated machine constraint, the proposed Load Balancing (LB) scheduling approach has been presented. Along with providing the LB scheduling approach to the dedicated machine constraint, we also presented a novel model--the representation and manipulation method for the task patterns. The simulations also showed that our proposed LB scheduling approach was better than the LS method. The advantage of LB is that we could easily schedule the wafer lots by simple calculation on a two-dimensional matrix. Moreover, the matrix architecture is easy for practicing other semiconductor manufacturing problems in the area with a similar constraint.

ACKNOWLEDGEMENTS

This research was supported in part by the Ministry of Education under grant EX-91-E-FA06-4-4 and the National Science Council under grant NSC-94-2213-E-194-010 and NSC-92-2917-I-194-005. This research was also partially supported by the U.S. National Science Foundation grant No. IIS-0326387. One of us, A. Shr, is grateful to Ms. Victoria Tangi for English proof-reading.

REFERENCE

Arisha, A. and Young, P., 2004 Intelligent Simulation-based Lot Scheduling of Photolithography Toolsets in a Wafer Fabrication Facility. *2004 Winter Simulation Conference*, pp. 1935-1942.

Chern, C. and Liu, Y., 2003. Family-Based Scheduling Rules of a Sequence-Dependent Wafer Fabrication System. *In IEEE Transactions on Semiconductor Manufacturing*, Vol. 16, No. 1, pp. 15-25.

Hildum, D., 1994. Flexibility in a Knowledge-based System for Solving Dynamic Resource-Constrained Scheduling Problem. *Umass CMPSCI Technical Report UM-CS-1994-77*, University of Massachusetts, Amherst.

Kumar, P.R., 1993. Re-entrant Lines. *In Queuing Systems: Theory and Applications, Special Issue on Queuing Networks*, Vol. 13, Nos. 1-3, pp. 87-110.

Kumar, P.R., 1994. Scheduling Manufacturing Systems of Re-Entrant Lines. *Stochastic Modeling and Analysis of Manufacturing Systems*, David D. Yao (ed.), Springer-Verlag, New York, pp. 325-360.

Kumar, S. and Kumar, P.R., 2001. Queuing Network Models in the Design and Analysis of Semiconductor Wafer Fabs. *In IEEE Transactions on Robotics and Automation*, Vol. 17, No. 5, pp. 548-561.

Lu, S.H. and Kumar, P.R., 1991. Distributed Scheduling Based on Due Dates and Buffer Priorities. *In IEEE Transactions on Automatic Control*, Vol. 36, No. 12, pp. 1406-1416.

Mönch, L., et al., 2001. Simulation-Based Solution of Load-Balancing Problems in the Photolithography Area of a Semiconductor Wafer Fabrication Facility. *2001 Winter Simulation Conference*, pp. 1170-1177.

Shen, Y. and Leachman, R.C., 2003. Stochastic Wafer Fabrication Scheduling. *In IEEE Transactions on Semiconductor Manufacturing*, Vol. 16, No. 1, pp. 2-14.

Wein, L.M., 1998. Scheduling Semiconductor Wafer Fabrication. *In IEEE Transactions on Semiconductor Manufacturing*, Vol. 1, No. 3, pp. 115-130.

Zhou, M. and Jeng, M.D., 1998. Modeling, Analysis, Simulation, Scheduling, and Control of Semiconductor Manufacturing System: A Petri Net Approach. *In IEEE Transactions on Semiconductor Manufacturing*, Vol. 11, No. 3, pp. 333-357.