# FPGA Implementation of AES-Based on Optimized Dynamic s-Box

Calvo Mayaudón Haroldo<sup>1</sup>, Nakojah Chris David<sup>1</sup>, Mahdi Madani<sup>2</sup><sup>a</sup> and El-Bay Bourennane<sup>2</sup> <sup>1</sup>Faculty of Science and Technology, University of Burgundy, Dijon, France <sup>2</sup>ImViA Laboratory (EA 7535), University of Burgundy, 21000 Dijon, France

Keywords: Dynamic S-Box, FPGA Implementation, AES Algorithm, Hardware Metrics, Timing Performance, Cryptographic Analysis.

Abstract: In this paper, we present a hardware implementation of an enhanced version of the AES (Advanced Encryption Standard) algorithm, and evaluate its performance. In the proposed design, we replaced the original static S-boxes with a robust dynamic S-box generator mechanism. The principle consists of using the secret key to generate new dynamic S-boxes by applying a bitwise XOR operation with all 256 bytes of the AES standardized S-box. Then, the architecture is implemented on a Xilinx XC7Z020 PYNQ-Z2 FPGA platform to accelerate the calculations, and its robustness is evaluated using many security tests. The experimental results prove the satisfaction of our design for several cryptographic properties, such as nonlinearity, bijectivity, and strict avalanche criterion that confirm its resistance against the main cryptanalysis attacks.

### **1 INTRODUCTION**

Communication or information sharing is a key aspect of life that comes in various forms, such as text format, images, and videos. Images are the most commonly used visual form of communication in today's digital age. Digital or wireless communication comes with its own security challenges, with the transmitted information being vulnerable to attacks; hence, its confidentiality and integrity are of great concern. Data encryption, or simply cryptography, is a method of transforming data (plaintext, either texts or images) into a language (ciphertext) that is not recognizable or cannot be read by unauthorized parties without the permission of the sender (key). There are different cryptography methods. In Symmetric cryptography, the same key is used for encryption and decryption, where the sender and receiver must share the same key.

Symmetric cryptography includes two types of ciphers: block ciphers and stream ciphers. Block ciphers convert plaintext into ciphertext in fixed block sizes. AES (Rijmen and Daemen, 2001) and DES are examples of symmetric cryptography that operate on fixed block sizes of 128 and 64 bits, respectively. The role of block cipher encryption and decryption is to provide diffusion and confusion functions. The con-

<sup>a</sup> https://orcid.org/0000-0001-9727-8567

fusion is enforced by establishing a nonlinear function between the plaintext and the ciphertext; the diffusion consists of spreading the influence of a small change to the plaintext throughout the whole ciphertext. Stream ciphers, on the other hand, convert plaintext into ciphertext one bit or byte at a time. Asymmetric cryptography uses a pair of keys for encryption. A public key for encryption and a private key for decryption. Diffie Hellman, RSA, and RCC are examples. The Advanced Encryption Standard (AES), developed by Rijndael and adopted by the National Institute of Standards and Technology (NIST) since 2001, has been approved as the standard encryption algorithm (Dubertret, 2023).

Recently, the hardware implementation of encryption algorithms has gained a wave of attention from researchers and developers because of their high performance and efficiency compared to software-based solutions. The AES can be implemented efficiently both in hardware and software. Software implementation takes the smallest resources, but it offers only limited physical security. Because of the growing requirements for high-speed, high-volume secure communication combined with physical security, the hardware implementation of cryptographic algorithms becomes essential (Rahimunnisa et al., 2014). FPGAs are desired because of their low energy consumption and parallel processing capabilities, which offer an ideal platform for implementing

#### 730

Haroldo, C., David, N., Madani, M. and Bourennane, E. FPGA Implementation of AES-Based on Optimized Dynamic s-Box. DOI: 10.5220/0012780300003767 Paper published under CC license (CC BY-NC-ND 4.0) In *Proceedings of the 21st International Conference on Security and Cryptography (SECRYPT 2024)*, pages 730-737 ISBN: 978-989-758-709-2; ISSN: 2184-7711 Proceedings Copyright © 2024 by SCITEPRESS – Science and Technology Publications, Lda. cryptographic algorithms like AES. The Implementation on FPGA devices can achieve high throughput rates, making them ideal for confusion and diffusion in real-time tasks in digital communication. It is useful in areas where greater emphasis is placed on the speed of communication.

In this study, we improved the design of the AES block cipher and performed its hardware implementation. Then, we assessed its material metric and explored its parallelism properties to accelerate runtime execution. The main principle consists of replacing the static S-box with a dynamic one. The proposed principle consists of the use of the secret key to generate new dynamic S-boxes by applying bitwise XOR operations with all 256 bytes of the AES-standardized S-box. The dynamically generated S-boxes demonstrate at least the same or greater cryptographic characteristics as the standard AES S-box while increasing the complexity needed to break the algorithm. Also, no additional information should need to be exchanged between the sender and receiver of the encrypted data other than the secret key. The choice of the Dynamic S-box encryption mechanism in this research is due to the security improvement that it can provide, and we apply the proposed technique to the AES algorithm because it is a known and widely used encryption algorithm with weaknesses. The dynamic s-box introduces variability, which strengthens the security of the encryption by disrupting the patterns that can be followed by cryptanalysts to break the encryption. Also, the dynamic s-box uses some other cryptographic properties, such as bijectivity, nonlinearity, strict avalanche criteria, and correlation immunity, to ensure the confidentiality of the encrypted data on the FPGA and resist attacks.

The proposed architecture is designed using the Vitis High-Level Synthesis (HLS) with a C++ language and implemented on a Field Programmable Gate Array (FPGA) technology (Smith and Johnson, 2018), (Chen and Wang, 2019) through the Xilinx XC7Z020 PYNQ-Z2 hardware platform. The robustness of the proposed architecture is tested by evaluating its keystream performance by analyzing three different dynamic s-boxes.

The remainder of this paper is organized as follows. Section 2 presents the whole related work, and Section 3 presents briefly the architecture and the processing steps of the standard AES block cipher. Section 4 describes the proposed architecture, including the dynamic S-box designed to enhance the security of the regular architecture. Section 5 presents the Vitis HLS and FPGA implementation results and the hardware metrics (logic resources, efficiency, throughput, frequency, etc.). Section 6 investigates cryptanalytic analysis, allowing us to prove the robustness of the proposed scheme. Finally, Section 7 summarizes the whole article and gives directions for our future work.

## **2 PREVIOUS RELATED WORKS**

In the field of cryptography, there have been several studies on the implementation of the Advanced Encryption Standard (AES) using hardware-based solutions. The challenging factor has been to increase throughput with low latency, considering low-cost devices. An adaptive and convenient way to achieve that is by optimizing the s-box. Hence, various researchers have introduced several methods to achieve this common goal. A few of these works are discussed in this section.

An FPGA-based AES accelerator's comprehensive design and analysis are presented in Wang et al.'s work (Wang and Ni, 2004). The authors provide a cutting-edge method for employing a dynamic S-box to perform the AES algorithm on an FPGA. Unlike classic fixed-function AES accelerators, this method enables the accelerator to adjust to various key sizes and rounds. Memory-mapped I/O (MMIO) interfaces are used to implement the dynamic S-box, enabling the CPU to read and write data to the S-box. To achieve minimal area, various optimization strategies for AES of 32-bit data channels are shown in (Bui et al., 2017). These techniques involve reducing the amount of control logic and registers by decreasing activity and implementing a clock gating scheme for the data storage register. An FPGA with a highperformance implementation of AES-128 is proposed by Li et al. (Li et al., 2017). To get high throughput. The authors combined pipelining and parallelism. In (Zhang et al., 2016), the authors achieved their objective of AES implementation on FPGA by combining techniques such as pipelining, parallelism, and lookahead logic to optimize the AES algorithm's critical paths. In (Smith and Johnson, 2018), this paper suggests a dynamic S-Box-based FPGA implementation of AES that is effective and suitable for Internet of Things (IoT) devices. The implementation's major goal is to consume resources as little as possible while still achieving excellent speed and security. In (Chen and Wang, 2019), the authors describe a pipeline architecture-based, fast FPGA implementation of AES with Dynamic S-Box. By parallelizing encryption operations and integrating the dynamic S-Box technique for increased security, the approach improves throughput. The secure FPGA implementation of AES with Dynamic S-Box for embedded de-

vices is the main emphasis of this work (Zhang and Li, 2020). The implementation uses FPGA parallelism for effective encryption while addressing security concerns in contexts with limited resources. The AES introduces a composite field arithmetic CFAbased S-box operation to decrease the area (Priya et al., 2017). To lower the crucial delay and boost clock frequency and throughput, the sub-pipelining concept is used in the process. Guzmán, Nieto, and Bernal in (Guzman et al., 2016) used a pipelined architecture on the Xilinx Virtex 5 FPGA platform to offer a hardware implementation of the AES-128 algorithm in non-feedback modes of operation, namely ECB and CTR. In (Mamun et al., 2017), the authors suggest altering the S-box by adding an extra byte, which they refer to as the 'AES-SBOX+.' The purpose of the improved S-box is to make the AES algorithm more resistant to linear and differential cryptanalysis. The authors also used power analysis to assess the security of the AES-SBOX+ against sidechannel attacks and show that it is more resilient to these types of assaults than the traditional AES S-box. To produce the S-Box output, the input data is subjected to an affine transformation and bit-permutation as part of the transformation technique described in (Nandan and Gowri Shankar Rao, 2022). The authors show that this transformation method is resistant to various cryptanalytic attacks, such as differential and linear attacks. Compared to the traditional AES S-Box design, the suggested S-Box design uses less power and takes up less space when implemented on an FPGA platform.

# 3 STANDARD AES BLOCK CIPHER ARCHITECTURE

The Advanced Encryption Standard (AES) is a symmetric encryption algorithm. This means that both the sender and receiver use the same key for both encryption and decryption of the data. It has a fixed block size of 128 bits and variable key lengths of 128, 192, or 256 bits. The key is used to initialize a series of round keys, which are then used in a complex series of operations to transform the input data (plaintext) into encrypted data (ciphertext). The matrix used to store the ciphertext block in all the intermediate and final steps is referred to as a state matrix,  $16 \times 16$  bytes.

In the AES architecture, the encryption and decryption transformations are carried out in a series of operations. The algorithm consists of 10, 12, or 14 rounds, depending on the size of the key used. These rounds consist of a series of transformations, which are substitution, permutation, and mixing of data. The

core operations of AES are SubBytes (byte substitution), MixColumn (mixing column), ShiftRow (rowwise permutation), and AddRoundKey (see Figure 1). Each round provides a different effect on the final ciphertext. The substitution round (SubBytes) is a nonlinear function, that provides confusion and resistance to linear and differential cryptanalysis, The Sbox should be carefully designed so that this operation may be reversible and provide an unequivocal one-to-one relation between the elements of the Sbox and its inverse (bijectivity). The permutation steps ShiftRows and MixColumns are linear functions included in the different rounds to spread the influence of each plaintext byte over the whole state matrix (diffusion). Finally, the key addition round (AddRound-Keys) makes the ciphertext dependent on the secret key.



Figure 1: Encryption and decryption architecture of AES.

The cryptographic properties of S-boxes measure how randomly the ciphertext bits are changed, some key figures of merit are shown below (Webster and Tavares, 1986), (Waqas et al., 2015):

- Strict Avalanche Criterion SAC: Whenever a single bit at the input changes, all the output bits should have a 50% probability of changing, it is measured on a scale [0-1], This property is related to diffusion.
- Bit Independence Criterion-BIC: Output bits j and k should change independently when any single input bit i is changed (complemented). Correlation between j and k when i is reversed.
- Nonlinearity-NLM: Complex and nonproportional relationship between the inputs and the outputs. This property is related to confusion [19].

In addition to these requirements, S-boxes should be reversible to guarantee the bijectivity (completeness) of the encryption-decryption process.

## 4 PROPOSED ARCHITECTURE

The two main objectives set by this work consist of improving the AES algorithm by adding dynamic Sboxes and increasing the runtime performance by implementing the modified algorithm on an FPGA platform.

It is expected that the dynamically generated Sboxes demonstrate at least the same or greater cryptographic characteristics as the standard AES S-box while increasing the complexity needed to break the algorithm. Also, no additional information needs to be exchanged between the sender and receiver of the encrypted data other than the secret key. The FPGA implementation should exploit parallelism within the AES algorithm. The approach introduced in (Arrag et al., 2013) will be employed to generate keydependent dynamic S-boxes, It consists of the use of one byte of the cipher key to generate new S-boxes by applying the XOR operation with all 256 bytes of the AES S-box. In this work, the 7th byte was used (but any byte could be used), thus the S-box will be referred to as S-BOXkey7. In Equation 1 below, the ith element of the new Dynamic S-box, S-BOXkey7, corresponds to the ith element of the S-BOXAES, XORed with the 7th byte of the cipher key.

$$S - BOXkey7[i] = S - BOXAES[i] \oplus Key7$$
(1)

To generate the inverse S-box, it is necessary to use the inverse routine according to Equation 2.

$$S - BOXkey7 INV[i] = S - BOXAES INV[i \oplus Key7]$$
(2)

The algorithm implemented performs standard AES encryption/decryption, where the updateKey and SubByte functions have been modified to dynamically calculate the new S-box. In Figure 2, a flow diagram of the implemented AES modified encryption algorithm with dynamic S-box.

In the updateKey and SubByte routines, in Figure 5, the key's 7th byte is XORed with the AES S-box corresponding value to generate the new S-box value. Any other byte may be selected, as mentioned in the S-box implementation section. The rest of the encryption steps are the same. For decryption, the key's 7th byte is XORed with the inverse s-box position being



Figure 2: Process of the proposed dynamic s-box.

evaluated and fed to the AES inverse S-box. For better understanding, the approach used is illustrated in Figure 3.



Figure 3: Example of a dynamic S-box.

According to (Arrag et al., 2013), the resulting Sboxes inherit the cryptographic characteristics of the AES S-box. To corroborate, a non-linearity and average SAC tests (Qu et al., 2009) were performed on 3 S-boxes and compared to the AES S-box value, concluding that the non-linearity and SAC values are equivalent (+/-1%) to those of the AES and satisfy the results of good S-boxes designed for robust block ciphers, as prove the results in Table 1.

Table 1: Dynamic Sbox Non-linearity and SAC.

S-box	NLM	avg_sac
AES	112	0.5048
0x23	112	0.499
0x6F	112	0.4954
0xD7	112	0.4982

Once implemented, the dynamic S-box scheme would enhance the AES algorithm by adding a  $2^8 = 256$  complexity to its  $2^{128}$  complexity (Nissar et al., 2019), in the case where the cipher key is changed frequently.

# 5 VITIS HLS DESIGN WORKFLOW AND FPGA IMPLEMENTATION RESULTS

#### 5.1 Vitis HLS Design

The proposed architecture is designed using the Vitis High-Level Synthesis (HLS) with C++ language. The advantages of this approach are multiple: shorter development time, easier implementation of recursive functions, simple hierarchical design, and the possibility that existing primitive libraries may be re-used to accelerate development time. The design is implemented on the Xilinx XC7Z020 PYNQ-Z2 FPGA platform. The design process for Vitis HLS is as follows:

- C Simulation: The C simulation and the cosimulation allow the designer to compile the code and test the design behavior without programming the target device.
- C Synthesis: On the C Synthesis, the target device resources are allocated based on the design needs (FF, LUT, and SLICEs).
- Co-simulation: The simulation step consists of testing the functional behavior of the implemented module by comparing the generated outputs with the software or theoretical expected outputs.
- Export RTL (Register Transfer Level): The Export RTL stage packs the VHDL or Verilog design into an IP package that may be used in Vivado (VHDL graphical development tool).
- Implementation: The implementation step takes care of the layout and routing of the design.

The implemented design is structured as a C/C++ function, which is denominated as the top-level function. This function may reference other functions within its definition. The input and output arguments to the top-level function establish the interactions with the exported design.

#### 5.2 FPGA Implementation Results

After various simulations and synthesis runs, the design for a CBC mode use of the AES with dynamic S-box was validated at 833 ns. The resource utilization for the design is shown in Table 2.

The maximum frequency was calculated using Equation 3, where T is the target clock period, T=8 ns in the present design, and WNS is the worst negative slack calculated after the implementation place and route in Vivado tools (Mahdi et al., 2023).

$$Max\_Freq = \frac{1}{T - WNS} [MHz]$$
(3)

To calculate the throughput, Equation 4 is employed, where N is the number of bits per block.

$$Throughput = N \times Max\_Freq \ [Mbps] \tag{4}$$

The Efficiency of the design was evaluated using Equation 5.

$$Efficiency = \frac{Throughput}{Slices} \ [Mbps/Slices]$$
(5)

The comparison of hardware metrics of several AES implementations is summarized in Table 3. Despite the comparative study with other FPGA targets with different timing and logic resource characteristics is difficult to carry out, we try to give an objective analysis. Therefore, considering the timing metrics, we remark that the proposed implementation presents one of the better throughput achievements (70 Gb/s) but uses largely low logic resources compared to (Qu et al., 2009), (Liu et al., 2013). In addition, both the timing performances and logic resources are better than those obtained by (Guzman et al., 2016), (Fan and Hwang, 2007). Whereas the (Elsayed et al., 2008) implementation achieved better performances than our architecture. However, the frequency of the used device in (Elsayed et al., 2008) (425 Mhz from the datasheet) is greater than the frequency of the used board in this work (125 Mhz). By considering those remarks, we can consider that the proposed architecture has good hardware metrics and timing performance.

## 6 CRYPTOGRAPHIC ANALYSIS

In this section, an analysis of the cryptographic properties of the proposed algorithm is performed. A set of 3 test images was encrypted using the AES-128 dynamic S-box algorithm in CBC block mode. The images employed are 256x256 pixel, 8-bit grayscale pictures. The experiments were performed using a Vitis HLS testbench written in C++, and the data was extracted and plotted using MATLAB and Excel on an Intel (R) Core (TM) i5-8250U CPU operating at 1.60 GHz, running Microsoft Windows 11 (64-bit), with 16 GB of RAM.

Mode	Slices	Slice LUTs	Slice Registers	Fmax MHz	Throughput Gbit/s	Efficiency Mbps/Slices
CBC	3287	10102	7795	540.54	69.19	21.04

Table 2: Resource utilization for the Zynq xc7z020.

Mode	Slices	Slice LUTs	Slice Registers	Fmax MHz	Throughput Gbit/s	Efficiency Mbps/Slices
CBC	3287	10102	7795	540.54	69.19	21.04

Reference	Device	F/MHz	Mode	LUTs	Throughput
[26]	xc5vlx85	576.07	CTR	22994	73.73Gb/s
[27]	xc4vlx200	250	ECB	86806	32.00 Gb/s
[14]	xc5vlx110t	272.59	CTR	11677	34.89 Gb/s
[28]	xc2vp30	405.277	CBC	6361	108.59 Gb/s
[29]	xc7vx690t	516.8	ECB	3436	66.10 Gb/s
This work	xc7z020	540.54	CBC	10102	69.19 Gb/s

Table 3: Comparison of results with other AES architecture designs.

#### 6.1 Hamming Distance and Key Sensitivity Analysis

The Hamming Distance (HD) is used in cryptography to measure the difference between two-bit strings (keys) of the same size. Figure 4 shows the hamming distance between plain and encrypted images. To understand how sensitive the algorithm is to the secret key, two tests were performed, by measuring the distance between the same encrypted plaintext twice by slightly changing one bit of the secret key. This process gives two different encrypted texts, which are compared to measure the effect of the key change on the encrypted output (Mahdi et al., 2023). Ideally, half of the bits, or 50%, should change by just changing one bit of the secret key. We repeated this process for 100 different pairs of random keys to understand how a slight change (one bit) in the secret key can cause a change in the encrypted texts. Figure 5 shows the hamming distance between two encrypted images, where only one bit of the secret key was changed. Equation 6 was used to calculate the hamming distance.

$$HD(C_1, C_2) = \frac{1}{|N|} \sum_{k=1}^{N} (C_1[k] \oplus C_2[k]) \times 100\% \quad (6)$$

The results obtained are robust and close to the optimal value of 50% within a small variation of +0.2/-0.22%.

# 6.2 Analysis of the Uniformity of the **Keystream Distribution**

Analyzing the uniformity of the keystream distribution gives us a better understanding of how evenly distributed the keystream generated by the stream cipher is across its possible values. The original three plain images (Lena, Airplane, an Pepper) (see Figures 6 (a),



Figure 4: Hamming distance between plain and encrypted images.



Figure 5: Hamming distance for key sensitivity analysis.

(i), and (q)) and their corresponding distributions are shown in Figures 6 (e), (m), and (u), respectively. The encrypted images from Lena using three different sboxes (0x23, 0x6f, and 0xd7) are shown in Figures 6 (c), (d), and (e) and their corresponding distributions are shown in Figures 6 (g), (h), and (i), respectively. Similarly for images encrypted from Airplane, and Pepper. Analyzing distribution of each of the encrypted images, it is easy to remark that represents a uniform distribution.



Figure 6: Distribution of plain and encrypted images.

#### 6.3 CHI-Square Analysis

A Chi-square analysis was tested using Equation 7 over 100 different random keys, to confirm the uniformity of encrypted images in our proposed design and the results obtained in the histograms of Figure 10. The Chi-square test, or analysis, is a statistical approach used to compare observed frequencies of occurrence against expected frequencies of occurrence.

$$\chi_{exp}^{2} = \sum_{i=1}^{N_{c}-1} \frac{(O_{i} - E_{i})^{2}}{E_{i}}$$
(7)

 $\chi_{exp}^2$ : chi squared, $O_i$ : observed value, $E_i$ : expected value,  $N_c = 256$  levels,  $E_i = n_b/N_c$ ,  $n_b = 65536$  for  $256 \times 256$  images.

Given that the theoretical value for  $\alpha = 0.05$  and  $N_c = 256$  is  $\chi_{th}^2(255, 0.05) = 293.24$ , and the experimental Chi-Square results from Table 4 are  $\chi_{exp}^2 = 257.04$ , 257.29, and 253.25, respectively. We can

conclude that the uniformity of the cipher-text is confirmed because the experimental values are smaller than the theoretical ones.

Table 4: Comparison of results with other AES architecture designs.

Image	HD	$\chi^2_{exp}$
Lenna	0.499923	257.04312
Airplane	0.500170	257.2930
Pepper	0.499911	253.2499

#### 6.4 Key Space Analysis

The key space is a method to determine the number of combinations to perform on an algorithm to determine its ability to stand against cryptographic attacks such as brute force. Our proposed dynamic s-box contains  $2^{128}$  different key combinations as in standard 128bit AES, but this complexity is compounded by  $2^8$  with the presented scheme of dynamic S-boxes, for a final complexity of  $2^{136}$ , which makes the relationship between the plain images, secret keys, and the encrypted images, very complex and robust. Making it resistant to brute force attacks even when a pair of plain-encrypted data is known (Mahdi et al., 2023).

# 7 CONCLUSIONS

In this paper, a method for adding dynamic S-boxes to AES was evaluated and implemented on an FPGA target device. The cryptographic characteristics of the dynamic S-boxes were compared to those of the AES S-box and found to be equivalent. The FPGA design implementation for the modified AES algorithm was evaluated, and the resource utilization and performance were reported and compared with those of previous works. An overall cryptographic analysis was performed on the modified algorithm, evaluating key aspects such as uniformity of the keystream, key sensitivity analysis, and key space analysis, obtaining results that confirmed the robustness of the proposed algorithm.

In the future, we will explore ways to optimize the HLS design and extend the tests performed to the 192bit and 256-bit variants. It is possible to modularize the exported design to use it as a testbed for different S-box research based on AES. Another additional step that would speed testing and evaluation, would be the design of a PYNQ overlay to perform faster tests by using the Python programming language. Additional functionality, such as padding, may be included, but it was not considered in this work. All the sample data fed to the algorithm has been formatted to multiples of 16 bytes (128 bits).

## ACKNOWLEDGEMENTS

We would like to thank Xilin university donation program for the send Pynq-Z2 board, and the IEM Department of Computer Science, Electronics, and Mechanics of the UFR Sciences and Techniques, of the University of Burgundy which opened the doors of its classes and laboratories to AESE (Advanced Electronics Systems Engineering) Master 2 students to successfully complete this project.

### REFERENCES

- Arrag, S., Hamdoun, A., Tragha, A., and Khamlich, S. (2013). Implementation of stronger aes by using dynamic s-box dependent of master key. *Journal* of Theoretical and Applied Information Technology, 53:196–204.
- Bui, D.-H., Puschini, D., Bacles-Min, S., Beigné, E., and Tran, X.-T. (2017). Aes datapath optimization strategies for low-power low-energy multisecuritylevel internet-of-things applications. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 25(12):3281–3290.
- Chen, W. and Wang, L. (2019). High-speed fpga implementation of aes with dynamic s-box using pipeline architecture. *Journal of Cryptographic Engineering*, 9(4):289–302.
- Dubertret, G. (2023). *Initiation à la cryptographie avec Python*. De Boeck supérieur.
- Elsayed, G., Elramly, S., Hasan, B., and Shehata, K. (2008). An efficient implementation of cbc mode rijndeal aes on an fpga. pages 1–8. IEEE Xplore.
- Fan, C.-P. and Hwang, J.-K. (2007). Implementations of high throughput sequential and fully pipelined aes processors on fpga. pages 353 – 356. IEEE Xplore.
- Guzman, I., Nieto, R., and Norena, A. (2016). Fpga implementation of the aes-128 algorithm in non-feedback modes of operation. *Dyna (Medellin, Colombia)*, 83:37–43.
- Li, Y., Zhang, Y., and Tian, Y. (2017). A high-performance fpga implementation of aes-128. In *In 2017 IEEE* 10th Annual Computing and Communication Workshop and Conference (CCWC), pages 0228–0232.
- Liu, Q., Xu, Z., and Yuan, Y. (2013). A 66.1 gbps singlepipeline aes on fpga. pages 378–381. IEEE Xplore.
- Mahdi, M., Safwan, E. A., Camel, T., Mark Joseph, V., El-Bay, B., and Olivier, D. (2023). Fpga-based implementation of enhanced zuc stream cipher based on dynamic s-box. In Proc. of the 9th International Conference on Engineering and Emerging Technologies (ICEET). IEEE Xplore.

- Mamun, A., Rahman, S., Shaon, T., and Hossain, M. A. (2017). Security analysis of aes and enhancing its security by modifying s-box with an additional byte. *International journal of Computer Networks & Communications*, 9:69–88.
- Nandan, V. and Gowri Shankar Rao, R. (2022). Low-power and area-efficient design of aes s-box using enhanced transformation method for security application. *International Journal of Communication Systems*, 35(2).
- Nissar, G., Garg, D., and Khan, B. (2019). Implementation of security enhancement in aes by inducting dynamicity in aes s-box. *International Journal of Innovative Technology and Exploring Engineering*, 8.
- Priya, S. S., Karthigaikumar, P., Siva Mangai, N. M., and Kirti Gaurav Das, P. (2017). An efficient hardware architecture for high throughput aes encryptor using mux based sub pipelined s-box. In *Wireless personal communications*, volume 94, pages 2259–2273.
- Qu, S., Shou, G., Hu, Y., Guo, Z., and Qian, Z. (2009). High throughput, pipelined implementation of aes on fpga. 2009 International Symposium on Information Engineering and Electronic Commerce, pages 542–545.
- Rahimunnisa, K., Karthigaikumar, P., Soumiya, R., Jayakumar, J., and Kumar, S. S. (2014). Fpga implementation of aes algorithm for high throughput using folded parallel architecture. In *Security and communication networks*, volume 7, pages 2225–2236.
- Rijmen, V. and Daemen, J. (2001). Advanced encryption standard. In *Proceedings of federal information processing standards publications, national institute of standards and technology.*
- Smith, J. and Johnson, R. (2018). Efficient fpga implementation of aes with dynamic s-box for iot devices. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 26(6):1123–1135.
- Wang, S.-S. and Ni, W.-S. (2004). An efficient fpga implementation of advanced encryption standard algorithm. In 2004 IEEE International Symposium on Circuits and Systems (ISCAS), volume 2, pages 11–597.
- Waqas, U., Afzal, S., Mir, M., and Yousaf, M. (2015). Generation of aes-like s-boxes by replacing affine matrix. pages 159–164.
- Webster, A. F. and Tavares, S. E. (1986). On the design of s-boxes. In Williams, H. C., editor, Advances in Cryptology — CRYPTO '85 Proceedings, pages 523– 534, Berlin, Heidelberg. Springer Berlin Heidelberg.
- Zhang, Q. and Li, H. (2020). Secure fpga implementation of aes with dynamic s-box for embedded systems. *ACM Transactions on Embedded Computing Systems*, 19(3):Article 15.
- Zhang, Y., Wang, Z., and Yang, J. (2016). A high-speed and low-area aes implementation on fpga. In *In 2016* 10th International Conference on Computer Science and Network Technology (ICCSNT), pages 1–4.