AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS

Alexandru Amaricai, Oana Boncalo

2012

Abstract

In recent years, FPGAs have been increasingly utilized in implementing graphic engines in application fields such as automotive, avionics or military. However, due to their high flexibility, designs for FPGA devices can target a very limited range of applications. In this paper, we discuss the opportunity of developing automatic generation tools for customized graphics hardware. These tools should generate an almost optimized RTL code only for the series of the required graphics operations of the specific application.

References

  1. Chen S. H., Lin. H. M., Wei H. W., Chen Y. H., Huang C. T. Chung Y.C., 2011 Hardware/software co-designed accelerator for vector graphics applications. In Proceedings of 9th IEEE Symposium on Application Specific Processors
  2. Chen S. H., Lin. H. M., Wei H. W., Chen Y. H., Huang C. T. Chung Y.C., 2011 Hardware/software co-designed accelerator for vector graphics applications. In Proceedings of 9th IEEE Symposium on Application Specific Processors
  3. Daitx, F. F.; osa, V. S.; Costa, E.; Flores, P.; Bampi, S., 2008. VHDL generation of optimized FIR filters, In Proceeding of 2nd International Conference on Signals, Circuits and Systems
  4. Daitx, F. F.; osa, V. S.; Costa, E.; Flores, P.; Bampi, S., 2008. VHDL generation of optimized FIR filters, In Proceeding of 2nd International Conference on Signals, Circuits and Systems
  5. Dinechin F., Pasca B. 2011, Designing Custom Arithmetic Data Paths with FloPoCo, In IEEE Design & Test
  6. Dinechin F., Pasca B. 2011, Designing Custom Arithmetic Data Paths with FloPoCo, In IEEE Design & Test
  7. Dutton, M. , Keezer, D., 2010 The Challenges of Graphics Processing in the Avionics Industry. In Proceedings of 29th Digital Avionics Systems Conference
  8. Dutton, M. , Keezer, D., 2010 The Challenges of Graphics Processing in the Avionics Industry. In Proceedings of 29th Digital Avionics Systems Conference
  9. Liang J., Tessier R., Mencer O., 2003, Floating Point Unit Generation and Evaluation for FPGAs, In Proceedings of 11th Annual IEEE Symposium on Field Custom Computing Machines
  10. Liang J., Tessier R., Mencer O., 2003, Floating Point Unit Generation and Evaluation for FPGAs, In Proceedings of 11th Annual IEEE Symposium on Field Custom Computing Machines
  11. Mahdavikhah B., Mafi R., Sirouspour S., Nicolici N., 2010, Haptic Rendering of Deformable Objects using a Multiple FPGA Parallel Computing Architecture, In Proceedings of 18th ACM Symposium on Field Programmable Gate Arrays
  12. Mahdavikhah B., Mafi R., Sirouspour S., Nicolici N., 2010, Haptic Rendering of Deformable Objects using a Multiple FPGA Parallel Computing Architecture, In Proceedings of 18th ACM Symposium on Field Programmable Gate Arrays
  13. Majer M., Wildermann S., Angermeier J., Hanke S., Teich J. , 2008 Co-Design Architecture and Implementation for Point-Based Rendering on FPGAs. In Proceedings 19th IEEE/IFIP Symposium on Rapid System Prototyping
  14. Majer M., Wildermann S., Angermeier J., Hanke S., Teich J. , 2008 Co-Design Architecture and Implementation for Point-Based Rendering on FPGAs. In Proceedings 19th IEEE/IFIP Symposium on Rapid System Prototyping
  15. Milder P., Franchetti F., Hoe J., Püschel M. 2012, Computer Generation of Hardware for Linear Digital Signal Processing Transforms, In ACM Trans. On Design Automation of Embedded Systems
  16. Milder P., Franchetti F., Hoe J., Püschel M. 2012, Computer Generation of Hardware for Linear Digital Signal Processing Transforms, In ACM Trans. On Design Automation of Embedded Systems
  17. Nordin G., Milder P., Hoe J., Puschel M. 2005, Automatic Generation of Customized Discrete Fourier Transform IPs In Proceedings of 2005 Design Automation Conference
  18. Nordin G., Milder P., Hoe J., Puschel M. 2005, Automatic Generation of Customized Discrete Fourier Transform IPs In Proceedings of 2005 Design Automation Conference
  19. Ruckdeschel H., Dutta H., Hannig F., Teich J., 2005, Automatic FIR Filter Generation for FPGAs. In Proceedings of 5th International Symposium of Embedded Computer Systems: Architectures, Modeling and Simulation
  20. Ruckdeschel H., Dutta H., Hannig F., Teich J., 2005, Automatic FIR Filter Generation for FPGAs. In Proceedings of 5th International Symposium of Embedded Computer Systems: Architectures, Modeling and Simulation
  21. Altera, 2009, Using FPGAs to Render Graphics and Drive LCD Interfaces, White Paper
  22. Altera, 2009, Using FPGAs to Render Graphics and Drive LCD Interfaces, White Paper
  23. logicBricks, 2011, logi3D Scalable 3D Graphic Accelerator, Data Sheet
  24. logicBricks, 2011, logi3D Scalable 3D Graphic Accelerator, Data Sheet
  25. TES Electronic Solutions, 2009, D/AVE 3D Graphic Accelerator, Data Sheet
  26. TES Electronic Solutions, 2009, D/AVE 3D Graphic Accelerator, Data Sheet
  27. Xilinx, 2011, Addressing the Graphics Revolution for Automotive Instrumentation Design Using FPGAs, White Paper
  28. Xilinx, 2011, Addressing the Graphics Revolution for Automotive Instrumentation Design Using FPGAs, White Paper
Download


Paper Citation


in Harvard Style

Amaricai A. and Boncalo O. (2012). AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS . In Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8565-00-6, pages 383-386. DOI: 10.5220/0003906903830386


in Harvard Style

Amaricai A. and Boncalo O. (2012). AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS . In Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8565-00-6, pages 383-386. DOI: 10.5220/0003906903830386


in Bibtex Style

@conference{peccs12,
author={Alexandru Amaricai and Oana Boncalo},
title={AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS},
booktitle={Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2012},
pages={383-386},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003906903830386},
isbn={978-989-8565-00-6},
}


in Bibtex Style

@conference{peccs12,
author={Alexandru Amaricai and Oana Boncalo},
title={AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS},
booktitle={Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2012},
pages={383-386},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003906903830386},
isbn={978-989-8565-00-6},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS
SN - 978-989-8565-00-6
AU - Amaricai A.
AU - Boncalo O.
PY - 2012
SP - 383
EP - 386
DO - 10.5220/0003906903830386


in EndNote Style

TY - CONF
JO - Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS FOR GRAPHICS APPLICATIONS
SN - 978-989-8565-00-6
AU - Amaricai A.
AU - Boncalo O.
PY - 2012
SP - 383
EP - 386
DO - 10.5220/0003906903830386