FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2

Shinsaku Kiyomoto, Toshiaki Tanaka, Kouichi Sakurai

Abstract

K2 is a new type of word oriented stream cipher that has dynamic feedback control. Existing research has shown that K2 v2.0 is a high performance stream cipher in software implementations and can be used in several applications. However, no evaluation results for its performance in hardware implementations have been published. In this paper, we presented two hardware implementations of K2 v2.0: a high speed implementation and a compact implementation. We then show the evaluation results on FPGA implementation simulations. The implementations of K2 demonstrated high efficiency compared with other stream ciphers, with K2 being 4-10 times higher than AES implementations. We think that the FPGA implementation of K2 is suitable for applications using high speed encryption/decryption.

References

  1. Bulens, P., Kalach, K., Standaetes, F. X., and Quisquater, J. J. (2007). FPGA implementations of estream phase2 focus candidates with hardware profile. In SASC 2007 Workshop Record, pages 205-214. eSTREAM Project.
  2. Chodowiec, P. and Gaj, K. (2003). Very compact FPGA implementation of the AES algorithm. In Proc. of CHES'03, LNCS, volume 2779, pages 319-333. Springer Verlag.
  3. Daemen, J. and Rijmen, V. (1998). The Design of Rijndael, Information Security and Cryptography, Texts and Monographs. Springer Verlag.
  4. Ekdahl, P. and Johansson, T. (2000). Snow -a new stream cipher. The NESSIE submission paper.
  5. Galanis, M. D., Kitsos, P., Kostopoulos, G., and Koufopavlou, O. (2004). Comparison of the performance of stream ciphers for wireless communications. In Proc. of CCCT'04, pages 113-118.
  6. Good, M. and Benaissa, M. (2005). AES on FPGA from the fastest to the smallest. In Proc. of CHES'05, LNCS, volume 3659, pages 427-440. Springer Verlag.
  7. Good, T., Chelton, W., and Benaissa, M. (2006). Review of stream cipher candidates from a low resource hardware perspective. In SASC 2006 Workshop Record. eSTREAM Project.
  8. Hwang, D., Chaney, M., Karanam, S., Ton, N., and Gaj, K. (2008). Comparison of FPGA-targeted hardware implementations of eSTREAM stream cipher candidates. In SASC 2008 Workshop Record, pages 151- 162. eSTREAM Project.
  9. Kasper, M., Kumar, S., Lemke-Rust, K., and Paar, C. (2006). A compact implementation of edon80. eSTREAM Report 2006/057.
  10. Kiyomoto, S., Tanaka, T., and Sakurai, K. (2007a). K2: A stream cipher algorithm using dynamic feedback control. In Proc. of SECRYPT 2007, pages 204-213. INSTICC PRESS.
  11. Kiyomoto, S., Tanaka, T., and Sakurai, K. (2007b). A wordoriented stream cipher using clock control. In SASC 2007 Workshop Record, pages 260-274. eSTREAM Project.
  12. Rodríguez-Henríquez, F., Saqib, N. A., Díaz-Perez, A., and Koc, C. K. (2007). Cryptographic algorithms on reconfigurable hardware. Signals and Communication Technology, Springer.
  13. Rose, G. and Hawkes, P. (1999). The t-class of sober stream cipher. Publication Document, QUALCOMM Australia.
  14. Rouvroy, G., Standaert, F. X., Quisquater, J. J., and Legat, J. D. (2004). Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. In Proc. of ITCC 2004, volume 2, pages 583-587.
  15. Rudra, A., Dubey, P. K., Julta, C. S., Kumar, V., Rao, J. R., and Rohatgi, P. (2001). Efficient rijndael encryption implementation with composite field arithmetic. In Proc. of CHES'01, LNCS, volume 2162, pages 171- 184. Springer Verlag.
  16. Standaert, F. X., Rouvroy, G., Quisquater, J.-J., and Legat, J.-D. (2003). Efficient implementation of rijndael encryption in reconfiqurable hardware: Improvements and design tradeoffs. In Proc. of CHES'03, LNCS, volume 2779, pages 334-350. Springer Verlag.
Download


Paper Citation


in Harvard Style

Kiyomoto S., Tanaka T. and Sakurai K. (2008). FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2 . In Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008) ISBN 978-989-8111-59-3, pages 270-277. DOI: 10.5220/0001917002700277


in Bibtex Style

@conference{secrypt08,
author={Shinsaku Kiyomoto and Toshiaki Tanaka and Kouichi Sakurai},
title={FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2},
booktitle={Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008)},
year={2008},
pages={270-277},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0001917002700277},
isbn={978-989-8111-59-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008)
TI - FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2
SN - 978-989-8111-59-3
AU - Kiyomoto S.
AU - Tanaka T.
AU - Sakurai K.
PY - 2008
SP - 270
EP - 277
DO - 10.5220/0001917002700277