A 640 MBIT/S 32-BIT PIPELINED IMPLEMENTATION OF THE AES ALGORITHM

Guido Marco Bertoni, Luca Breveglieri, Roberto Farina, Francesco Regazzoni

Abstract

Due to the diffusion of cryptography in real time applications, performances in cipher and decipher operations are nowadays more important than in the past. On the other side, while facing the problem for embedded systems, additional constraints of area and power consumption must be considered. Many optimized software implementations, instruction set extensions and co-processors, were studied in the past with the aim to either increase performances or to keep the cost low. This paper presents a co-processor that aims to be an intermediate solution, suitable for such applications that require a throughput in the Megabit range and where the die size is a bit relaxed as constraint. To achieve this goal, the core is designed to operate at 32 bits and the throughput is guaranteed by a 2 stage pipeline with data forwarding. The obtained results synthesizing our coprocessor by means of the CMOS 0.18 µm standard cell library show that the throughput reaches 640 Mbit/s while the circuit size is of only 20 K equivalent gates.

References

  1. Bertoni, G., Breveglieri, L., Fragneto, P., Macchetti, M., and Marchesin, S. Efficient Software Implementation of AES on 32-Bit Platforms. Proceeedings of CHES 2002, 2523:159-171.
  2. Chodowiec, P. and Gaj, K. (2003). Very Compact FPGA Implementation of the AES Algorithm. Proceedings of CHES 2003, pages 319-333.
  3. Feldhofer, M., Lemke, K., Oswald, E., Standaert, F., Wollinger, T., and Wolkerstorfer, J. State of the art in hardware architectures. European Network of Excellence in Cryptology, (2006).
  4. Feldhofer, M., Wolkerstorfer, J., and Rijmen, V. (2005). AES implementation on a grain of sand. Information Security, IEE Proceedings, 152(1):13-20.
  5. Fiskiran, A. M. and Lee, R. B. (2005). On-chip lookup tables for fast symmetric-key encryption. In ASAP 7805: Proceedings of the 2005 IEEE ASAP, pages 356-363, Washington, DC, USA. IEEE Computer Society.
  6. Hodjat, A. and Verbauwhede, I. (2006). Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors. IEEE Transactions on Computers, 55(4):366 - 372.
  7. Hsiao, S., Chen, M., and Tu, C. (2006). Memory-free lowcost designs of advanced encryption standard using common subexpression elimination for sub-functions in transformations. IEEE Transactions on Circuits and Systems I, 53(3):615-626.
  8. Institute of Standards, N. and Technology (NIST) (2001). Announcing the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197.
  9. Kuo, H. and Verbauwhede, I. (2001). Architectural Optimization for a 1.82 Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. Proceedings of CHES, pages 51-64.
  10. Mangard, S., Aigner, M., and Dominikus, S. (2003). A Highly Regular and Scalable AES Hardware Architecture. IEEE Transactions on Computers, 52(4):483- 491.
  11. Oliva, D., Buchty, R., and Heintze, N. (2003). AES and the cryptonite crypto processor. In CASES 7803: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, pages 198-209, New York, NY, USA. ACM Press.
  12. Satoh, A., Morioka, S., Takano, K., and Munetoh, S. (2000). A Compact Rijndael Hardware Architecture with SBox Optimization. In Proceedings of ASIACRYPT 2001, number 2248 in LNCS, pages 239-254.
Download


Paper Citation


in Harvard Style

Marco Bertoni G., Breveglieri L., Farina R. and Regazzoni F. (2008). A 640 MBIT/S 32-BIT PIPELINED IMPLEMENTATION OF THE AES ALGORITHM . In Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008) ISBN 978-989-8111-59-3, pages 453-459. DOI: 10.5220/0001925504530459


in Bibtex Style

@conference{secrypt08,
author={Guido Marco Bertoni and Luca Breveglieri and Roberto Farina and Francesco Regazzoni},
title={A 640 MBIT/S 32-BIT PIPELINED IMPLEMENTATION OF THE AES ALGORITHM},
booktitle={Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008)},
year={2008},
pages={453-459},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0001925504530459},
isbn={978-989-8111-59-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2008)
TI - A 640 MBIT/S 32-BIT PIPELINED IMPLEMENTATION OF THE AES ALGORITHM
SN - 978-989-8111-59-3
AU - Marco Bertoni G.
AU - Breveglieri L.
AU - Farina R.
AU - Regazzoni F.
PY - 2008
SP - 453
EP - 459
DO - 10.5220/0001925504530459