IMPLEMENTING TRUE RANDOM NUMBER GENERATORS IN FPGAS BY CHIP FILLING

Octavian Cret, Radu Tudoran, Alin Suciu, Tamas Györfi

Abstract

This paper presents a new method for implementing TRNGs in FPGA devices. The design is based on filling the chip close to its maximal capacity and exploiting the interconnection network as intensely as possible. This way, there are strong chances for the design to exhibit a nondeterministic behavior. Our design is a computationally intensive core that generates 64-bit numbers, accumulated into a normal, fixed-point accumulator. From the 64-bit words only those bits are extracted that exhibit the maximal entropy. They are then post-processed using the classical XOR-based bias elimination method. The resulting TRNG provides high quality random numbers; other advantages of this new method are its stability and the fact that the design encapsulates all its components in one chip. An explanation of the observed phenomenon is proposed, based on electromagnetic interferences inside the chip and cross talk. A method for developing new designs based on this approach is also proposed.

References

  1. Marsaglia, G., 1996. DIEHARD: Battery of Tests of Randomness. [Online]. Available: http://stat.fsu.edu/pub/diehard/
  2. Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Barker, E., Leigh, S., Levenson, M., Vangel, M., Banks, D., Heckert, A., Dray, J. and Vo, S, 2001. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. NIST Special Publication 800-22 (with revisions dated May 15, 2001). http://csrc.nist.gov/rng/SP800-22b.pdf.
  3. L'Ecuyer, P. and Simard, R., 2007. TestU01: A C library for empirical testing of random number generators. In ACM Transactions on Mathematical Software, 33(4):22.
  4. Drutarovsky, M. and Galajda, P., 2007. A robust chaosbased true random number generator embedded in reconfigurable switched-capacitor hardware. In Radioelektronika, April 2007.
  5. Gentle, E. J., 2004. Random Number Generation and Monte Carlo Methods. Springer.
  6. Kohlbrenner, P. and Gaj, K., 2004. An Embedded True Random Number Generator for FPGAs. In Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 71-78.
  7. Schellekens, D., Preneel, B. and Verbauwhede, I., 2006. FPGA Vendor Agnostic True Random Number Generator. In Proceedings of the International Conference on Field Programmable Logic and Applications, Madrid, pp. 1-6.
  8. Jun, B. and Kocher, P., 1999. The Intel Random Number Generator. Cryptography Research, Inc. White Paper prepared for Intel Corporation: http://www.cryptography.com/resources/whitepapers/I ntelRNG.pdf.
  9. Drutarovsky, M. and Galajda, P., 2006. Chaos-based true random number generator embedded in a mixed-signal reconfigurable hardware. Journal of Electrical Engineering, vol. 57, no. 4, pp. 218-225.
  10. Colesa, A., Tudoran, R. and Banescu, S., 2008. Software Random Number Generation Based on Race Conditions. In Proceedings of the 10th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing SYNASC'08, Timisoara, Romania.
  11. Fischer, V. and Drutarovsky, 2002. True random number generator embedded in reconfigurable hardware. In Proceedings of the Cryptographic Hardware and Embedded Systems Workshop (CHES), pp. 415-430.
  12. Klein, C., Cret, O. and Suciu, A., 2008. Design and Implementation of a High Quality and High Throughput TRNG in FPGA. In Proceedings of DASIP'08 Conference on Design and Architectures for Signal and Image Processing, Université libre de Bruxelles, Belgium, pp. 52-56.
  13. FloPoCo project, 2007: http://www.enslyon.fr/LIP/Arenaire/Ware/FloPoCo/ .
  14. Cret, O., Trestian, I., De Dinechin, F., Darabant, L., Tudoran, R. and Vacariu, L., 2008. Accelerating The Computation of The Physical Parameters Involved in Transcranial Magnetic Stimulation Using FPGA Devices. In Romanian Journal of Information, Science and Technology, vol. 10, no.4, pp. 361-379.
  15. De Dinechin, F., Detrey, J., Cret, O. and Tudoran, R., 2008. When FPGAs are better at floating-point than microprocessors. Sixteenth ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, California.
  16. Suciu, A., 2007. The CryptoRand project http://cryptorand.utcluj.ro.
Download


Paper Citation


in Harvard Style

Cret O., Tudoran R., Suciu A. and Györfi T. (2009). IMPLEMENTING TRUE RANDOM NUMBER GENERATORS IN FPGAS BY CHIP FILLING . In Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2009) ISBN 978-989-674-005-4, pages 167-174. DOI: 10.5220/0002177001670174


in Bibtex Style

@conference{secrypt09,
author={Octavian Cret and Radu Tudoran and Alin Suciu and Tamas Györfi},
title={IMPLEMENTING TRUE RANDOM NUMBER GENERATORS IN FPGAS BY CHIP FILLING},
booktitle={Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2009)},
year={2009},
pages={167-174},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0002177001670174},
isbn={978-989-674-005-4},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2009)
TI - IMPLEMENTING TRUE RANDOM NUMBER GENERATORS IN FPGAS BY CHIP FILLING
SN - 978-989-674-005-4
AU - Cret O.
AU - Tudoran R.
AU - Suciu A.
AU - Györfi T.
PY - 2009
SP - 167
EP - 174
DO - 10.5220/0002177001670174