PULSE-TYPE NEURO DEVICES WITH TWO TIME WINDOWS IN STDP AND ITS APPLICATION TO THE MEMORY OF TEMPORAL SEQUENCES PATTERNS

Katsutoshi Saeki, Shingo Watanabe, Toshiharu Morita, Yoshifumi Sekine

Abstract

Since neural networks have superior information processing functions, many investigators have attemptted to model biological neurons and neural networks. A number of recent studies of neural networks have been conducted with the purpose of applying engineering to the brain. Especially, neuro devices have been created that focus on how learning is achieved. Here, we focus on spike timing dependent synaptic plasticity (STDP) and construct pulse-type neuro devices with STDP. In this paper, we focus on two time windows in STDP, and we propose a synaptic weight generation circuit which indicates an asymmetric or a symmetric time window by changing voltages in the proposed circuit. As a result, we show that a pulse-type neuro device with two time windows in STDP stores temporal sequence output voltage patterns which conform to the temporal sequence input current patterns for memory.

References

  1. Hebb, D. O, 1949. “The organization of behavior, A Neuropsychological Theory”, New York.
  2. Bi G-q., Poo M-m., 1998. “Synaptic modifications in cultured hippocampal neurons, Dependent on spike timing, synaptic strength, and postsynaptic Cell Type”, J. Neurosci.
  3. Patrick D. R., Curtis C. B., 2002. “Spike Timingdependent synaptic plasticity in biological systems”, Bio.Cybern.
  4. Nishiyama M., Hong K., Mikoshiba K., Poo M-m., & Kato K., 2000. “Calcium stores regulate the polarity and input specificity of synaptic modification”, Nature.
  5. Sakai Y., and Yoshizawa S., 2003. “Mechanisms of synaptic competition and regulation in spike-timedependent synaptic plasticity rules”, IEICE Technical Report.
  6. Tsukada M., Aihara T., Kobayashi Y., Shimazaki H., 2005. “Spatial analysis of spike-timing-dependent LTP and LTD in the CA1 area of hippocampal slices using optional imaging”, Hippocampus.
  7. Samura T., Hattori M. and Ishizaki S., 2008. “Sequence disambiguation and pattern completion by cooperation between autoassociative and heteroassociative memories of functionally divided hippocampal CA3”, Neurocomputing.
  8. Tanaka M., Morie T. and Aihara K., 2009. “A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function”, IEICE Trans.
  9. Zhijun A., Murray A., Worgotter F. Cameron K. and Boonsobhak V., 2006. “A neuromorphic depth-frommotion vision model with STDP adaptation”, IEEE Trans. on Neural Networks.
  10. Koickal T., Hamilton A., Tan S., Covington J., Gardner J. and Pearce T., 2007. “Analog VLSI Circuit Implementation of an Adaptive Neuromorphic Olfaction Chip”, IEEE Trnas. on Circuits and Systems I.
  11. Cameron K., Murray A. and Boonsobhak A., 2007. “Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation”, IEEE Trans. on Neural Networks.
  12. Pankaala M., Laiho M. and Hasler P., 2009. “Compact floating-gate learning array with STDP”, IJCNN2009.
  13. Arena P., Fortuna L., Frasca M., Patane L. and Sala C., 2007. “Integrating high-level sensor features via STDP for bio-inspired navigation”, IEEE ISCAS20007.
  14. Cassidy A., Denham S., Kanold P. and Andreou A., 2007. “FPGA Based Silicon Spiking Neural Array”, BIOCAS 2007.
  15. Schemmel J., Grubl A., Meier K. and Mueller E., 2006. “Implementing Synaptic Plasticity in a VLSI Spiking Neural Network Model”, IJCNN2006.
  16. Belhadj B., Tomas J., Malot O., N'kaoua G., Bornat Y. and Renaud S., 2008. “FPGA-based architecture for real-time syanaptic plasticity computation”, ICECS2008.
  17. Sekine Y., Sumiyama M., Saeki, K. and Aihara K., 2001. “ A ?-Type Neuron Model using Enhancement-Mode MOSFETs”, IEICE Trans.
  18. Saeki K., Sekine Y. and Aihara K., 1999,“A Study on a Pulse-type Hardware Neuron Model using CMOS,” International Symposium on Nonlinear Theory and Its Applications (NOLTA99).
  19. Saeki K., Hayashi Y. and Sekine Y., 2006. “Extraction of Phase Information Buried in Fluctuation of a Pulsetype Hardware Neuron Model Using STDP”, 2006 International Joint Conference on Neural Networks (IJCNN2006).
  20. Saeki K., Hayashi Y. and Sekine Y., 2007. “ Noise Tolerance of a Pulse-type Hardware Neural Network with STDP Synapses - Thermal Noise and Extraction of Phase Difference Information -”, Proc. IEEJ International Analog VLSI Workshop.
  21. Saeki K., Hayashi Y. and Sekine Y., 2008. “Pulse-Type Neuro Devices With Spike Timing Dependent Synaptic Plasticity”, Bio Devices2008.
  22. Shimizu R., Saeki K. and Sekine Y., 2009. “A Pulse-Type Hardware Neural Network with STDP for Memory of Temporal Sequences Patterns”, Proc. IEEJ (C).
Download


Paper Citation


in Harvard Style

Saeki K., Watanabe S., Morita T. and Sekine Y. (2011). PULSE-TYPE NEURO DEVICES WITH TWO TIME WINDOWS IN STDP AND ITS APPLICATION TO THE MEMORY OF TEMPORAL SEQUENCES PATTERNS . In Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2011) ISBN 978-989-8425-37-9, pages 426-431. DOI: 10.5220/0003288004260431


in Bibtex Style

@conference{biodevices11,
author={Katsutoshi Saeki and Shingo Watanabe and Toshiharu Morita and Yoshifumi Sekine},
title={PULSE-TYPE NEURO DEVICES WITH TWO TIME WINDOWS IN STDP AND ITS APPLICATION TO THE MEMORY OF TEMPORAL SEQUENCES PATTERNS},
booktitle={Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2011)},
year={2011},
pages={426-431},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003288004260431},
isbn={978-989-8425-37-9},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2011)
TI - PULSE-TYPE NEURO DEVICES WITH TWO TIME WINDOWS IN STDP AND ITS APPLICATION TO THE MEMORY OF TEMPORAL SEQUENCES PATTERNS
SN - 978-989-8425-37-9
AU - Saeki K.
AU - Watanabe S.
AU - Morita T.
AU - Sekine Y.
PY - 2011
SP - 426
EP - 431
DO - 10.5220/0003288004260431