ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES

Alexander Biedermann, Thorsten Piper, Lars Patzina, Sven Patzina, Sorin A. Huss, Andy Schürr, Neeraj Suri

Abstract

Today, state of the art technology allows a very dense integration of embedded HW/SW designs. As a consequence, more errors are introduced in these circuits that have to be observed during run-time. Adding monitors to a design enables the recognition of and the reaction to these threats, but, usually, monitors have to be developed for every individual FPGA design. Our approach provides generic IP cores that permit the monitoring of arbitrary hardware modules. Furthermore, by providing a central monitoring module, statements about the behaviour of the entire system can be made.

References

  1. Altera (2010). Design Debugging Using the SignalTap II Logic Analyzer.
  2. Cheng, X., Ruan, A., Liao, Y., Li, P., and Huang, H. (2010). A run-time rtl debugging methodology for fpga-based co-simulation. In Communications, Circuits and Systems (ICCCAS), 2010 International Conference on, pages 891 -895.
  3. DeVille, R., Troxel, I., and George, A. (2005). Performance monitoring for run-time management of reconfigurable devices. Engineering of Reconfigurable Systems and Algorithms (ERSA).
  4. Lancaster, J., Buhler, J., and Chamberlain, R. (2010). Efficient runtime performance monitoring of FPGAbased applications. In SOC Conference, 2009. SOCC 2009. IEEE International, pages 23-28. IEEE.
  5. Pellizzoni, R., Meredith, P., Nam, M., Sun, M., Caccamo, M., and Sha, L. (2009). Handling mixed-criticality in soc-based real-time embedded systems. In Proceedings of the seventh ACM international conference on Embedded software, pages 235-244. ACM.
  6. Penttinen, A., Jastrzebski, R., Pollanen, R., and Pyrhonen, O. (2006). Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor. In IEEE Design and Diagnostics of Electronic Circuits and systems, pages 147 -148.
  7. Rosinger, H. (2004). Connecting customized IP to the MicroBlaze soft processor using the Fast Simplex Link (FSL) channel. Xilinx Application Note.
  8. Santambrogio, M. (2009). From Reconfigurable Architectures to Self-Adaptive Autonomic Systems. In International Conference on Computational Science and Engineering, pages 926-931. IEEE.
  9. Saridakis, T. (2003). Design patterns for fault containment. In The 8th European Conference on Pattern Languages of Programs (EuroPLoP 2003), Germany.
  10. Schulz, M., White, B. S., McKee, S. A., Lee, H.-H. S., and Jeitner, J. (2005). Owl: next generation system monitoring. In CF 7805: Proceedings of the 2nd conference on Computing frontiers, pages 116-124, New York, NY, USA. ACM.
  11. Sprunt, B. (2002). The basics of performance-monitoring hardware. IEEE Micro, 22(4):64-71.
  12. Tong, J. and Khalid, M. (2008). Profiling Tools for FPGABased Embedded Systems: Survey and Quantitative Comparison. Journal of Computers, 3(6):1.
  13. Xilinx (2010). ChipScope Pro 12.3 Software and Cores - User Guide.
Download


Paper Citation


in Harvard Style

Biedermann A., Piper T., Patzina L., Patzina S., A. Huss S., Schürr A. and Suri N. (2011). ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES . In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 379-386. DOI: 10.5220/0003353503790386


in Bibtex Style

@conference{peccs11,
author={Alexander Biedermann and Thorsten Piper and Lars Patzina and Sven Patzina and Sorin A. Huss and Andy Schürr and Neeraj Suri},
title={ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={379-386},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003353503790386},
isbn={978-989-8425-48-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES
SN - 978-989-8425-48-5
AU - Biedermann A.
AU - Piper T.
AU - Patzina L.
AU - Patzina S.
AU - A. Huss S.
AU - Schürr A.
AU - Suri N.
PY - 2011
SP - 379
EP - 386
DO - 10.5220/0003353503790386