A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages

Soohyun Yang, Yeonseung Ryu, Soohyun Yang, Yeonseung Ryu

Abstract

As the power dissipation has become one of the critical design challenges in a mobile environment, non-volatile memories such as PRAM and flash memory will be widely used in the next generation mobile computers. In this paper, we proposed an efficient buffer cache scheme considering the write limitation of PRAM for hybrid main memory as well as the erase-before-write limitation of flash memory for storage device. The goal of proposed scheme is to minimize the number of write operations on PRAM as well as the number of erase operations on flash memory. We showed through trace-driven simulation that proposed scheme outperforms legacy buffer cache schemes.

References

  1. Barroso, L., Holzle, U., 2007. The Case for Energyproportional Computing. Computer, Vol.40, No.12.
  2. Qureshi, M., Srinivasan, V., Rivers, J., 2009. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In Proceedings of International Symposium on Computer Architecture.
  3. Park, H., Yoo, S., Lee, S., 2011. Power Management of Hybrid DRAM/PRAM-based Main Memory. In Proceedings of Design Automation Conference.
  4. Kim, J., Noh, S., Min, S., Cho, Y., 2002. A SpaceEfficient Flash Translation Layer for Compactflash Systems. IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, pp. 366-375.
  5. Ryu, Y., 2010. SAT: Switchable Address Translation for Flash Memory Storages. In Proceedings of IEEE Computer Software and Applications Conference.
  6. Park, S., Jung, D., Kang, J., Kim, J., Lee. J., 2006. CFLRU: A Replacement Algorithm for Flash Memory. In Proceedings of International Conference on Compilers, Architecture and Synthesis for Embedded Systems.
  7. Kim, H., Ahn, S., 2008. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies.
  8. Seok, H., Park, Y., Park, K., Park, K., 2012. Efficient Page Caching Algorithm with Prediction and Migration for a Hybrid Main Memory. Applied Computing Review, Vol. 11, No. 4.
Download


Paper Citation


in Harvard Style

Yang S., Ryu Y., Yang S. and Ryu Y. (2013). A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages . In Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8565-43-3, pages 76-79. DOI: 10.5220/0004337200760079


in Bibtex Style

@conference{peccs13,
author={Soohyun Yang and Yeonseung Ryu and Soohyun Yang and Yeonseung Ryu},
title={A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages},
booktitle={Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2013},
pages={76-79},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0004337200760079},
isbn={978-989-8565-43-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages
SN - 978-989-8565-43-3
AU - Yang S.
AU - Ryu Y.
AU - Yang S.
AU - Ryu Y.
PY - 2013
SP - 76
EP - 79
DO - 10.5220/0004337200760079