Noise Analysis of Programmable Gain Analog to Digital Converter for Integrated Neural Implant Front End

Amir Zjajo, Carlo Galuzzi, Rene van Leuken

Abstract

Integrated neural implant interface with the brain using biocompatible electrodes to provide high yield cell recordings, large channel counts and access to spike data and/or field potentials with high signal-to-noise ratio. By increasing the number of recording electrodes, spatially broad analysis can be performed that can provide insights into how and why neuronal ensembles synchronize their activity. However, the maximum number of channels is constrained with noise, area, bandwidth, power, thermal dissipation and the scalability and expandability of the recording system. In this paper, we characterize the noise fluctuations on a circuit-architecture level for efficient hardware implementation of programmable gain analog to digital converter for neural signal-processing. This approach provides key insight required to address signal-to-noise ratio, response time, and linearity of the physical electronic interface. The proposed methodology is evaluated on a prototype converter designed in standard single poly, six metal 90-nm CMOS process.

References

  1. Abdelhalim, K., Genov, R., 2011, CMOS DAC-sharing stimulator for neural recording and stimulation arrays, Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1712-1715.
  2. Bult, K., Geelen, G., 1990, A fast-settling CMOS op amp for SC circuits with 90-dB DC gain, IEEE Journal of Solid-State Circuits, vol. 25, no. 6, pp. 1379-1384.
  3. Chae, C., et al., 2009, A 128-channel 6 mw wireless neural recording IC with spike feature extraction and UWB transmitter, IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 312-321.
  4. Chae, M.S., Liu, W., Sivaprakasham, M., 2008, Design optimization for integrated neural recording systems, IEEE Journal of Solid-State Circuits, vol. 43, no. 9, pp. 1931-1939.
  5. Enz, C., Cheng, Y. 2000, MOS transistor modeling for RF IC design, IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp. 186-201.
  6. Frey, U., et al., 2007, An 11k-electrode 126-channel highdensity micro-electrode array to interact with electrogenic cells, IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 158-159.
  7. Gao, H, et al., 2012, HermesE: a 96-channel full data rate direct neural interface in 0.13um CMOS, IEEE Journal of Solid-State Circuits, vol. 47, no. 4, pp. 1043-1055.
  8. Georgopoulos, A.P., Schwartz, A.B., Kettner, R.E., 1986, Neuronal population coding of movement direction, Science, vol. 233, no. 4771, pp. 1416-1419.
  9. Han, D., et al., 2013, A 0.45 V 100-channel neuralrecording IC with sub-µW/channel comsumption in 0.18 µm CMOS, IEEE Transactions on Biomedical Circuits and Systems, vol. 7, no. 6, pp. 735-746.
  10. Harpe, P., Cantatore, E., van Roermund, A., 2013, A 10b/12b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ/conversion-Step, IEEE Journal of Solid-State Circuits, vol. 48, no. 12, pp. 3011-3018.
  11. Harrison, R. R., et al., 2007, A low-power integrated circuit for a wireless 100-electrode neural recording system, IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 123-133.
  12. Harrison, R., 2008, The design of integrated circuits to observe brain activity, Proceedings of IEEE, vol. 96, no. 7, pp. 1203-1216, 2008.
  13. Jindal, R.P., 2006, Compact noise models for MOSFETs, IEEE Transactions on Electron Devices, vol. 53, No. 9, pp. 2051-2061.
  14. Kobayashi, T., Nogami, K., Shirotori, T., Fujimoto, Y., 1993, A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture, IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 523-527.
  15. Kölbl, F., et al., 2010, In vivo electrical characterization of deep brain electrode and impact on bio-amplifier design, Proceedings of IEEE Biomedical circuits and Systems Conference, pp. 210-213.
  16. Lee, J., Rhew, H.-G.,Kipke, D.R., Flynn, M.P., 2010, A 64 channel programmable closed-loop neurostimulator with 8 channel neural amplifier and logarithmic ADC, IEEE Journal of Solid-State Circuits, vol. 45, no. 9, pp. 1935-1945.
  17. Nicolelis, M.A.L., 2001, Actions from thoughts, Nature, vol. 409, pp. 403-407.
  18. Ou, J., 2011, gm/ID based noise analysis for CMOS analog circuits, Proceedings of IEEE International Midwest Symposium on Circuits and Systems, pp. 1-4.
  19. Rodríguez-Pérez, A., et al., 2012, A 64-channel inductively-powered neural recording sensor array, Proceedings of IEEE Biomedical Circuits and Systems Conference, pp. 228-231.
  20. Seese, T.M., Harasaki, H., Saidel, G.M., Davies, C.R., 1998, Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating, Laboratory Investigation, vol. 78, no. 12, pp. 1553-1562.
  21. Shahrokhi, F. et al., 2010, The 128-channel fully differential digital integrated neural recording and stimulation interface, IEEE Transactions on Biomedical Circuits and Systems, vol. 4, no. 3, pp. 149-161.
  22. Song, S., et al., 2013, A 430nW 64nV/VHz current-reuse telescopic amplifier for neural recording application, Proceedings of IEEE Biomedical Circuits and Systems Conference, pp. 322-325.
  23. West, A.C., Newman, J., 1991, Current distributions on recessed electrodes, Journal of the Electrochemical Society, vol. 138, no. 6, pp. 1620-1625.
  24. Yin, M., Ghovanloo, M., 2007, A low-noise preamplifier with adjustable gain and bandwidth for bio potential recording applications, IEEE International Symposium on Circuits and Systems, pp. 321-324.
  25. Zeeuw, de, C.I., et al., 2011, Spatiotemporal firing patterns in the cerebellum, Nature Reviews Neuroscience, vol. 12, no. 6, pp. 327-344.
  26. Zou, X., et al., 2013, A 100-channel 1-mW implantable neural recording IC, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 10, pp. 2584-2596.
Download


Paper Citation


in Harvard Style

Zjajo A., Galuzzi C. and van Leuken R. (2015). Noise Analysis of Programmable Gain Analog to Digital Converter for Integrated Neural Implant Front End . In Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2015) ISBN 978-989-758-071-0, pages 5-12. DOI: 10.5220/0005167400050012


in Bibtex Style

@conference{biodevices15,
author={Amir Zjajo and Carlo Galuzzi and Rene van Leuken},
title={Noise Analysis of Programmable Gain Analog to Digital Converter for Integrated Neural Implant Front End},
booktitle={Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2015)},
year={2015},
pages={5-12},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005167400050012},
isbn={978-989-758-071-0},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Biomedical Electronics and Devices - Volume 1: BIODEVICES, (BIOSTEC 2015)
TI - Noise Analysis of Programmable Gain Analog to Digital Converter for Integrated Neural Implant Front End
SN - 978-989-758-071-0
AU - Zjajo A.
AU - Galuzzi C.
AU - van Leuken R.
PY - 2015
SP - 5
EP - 12
DO - 10.5220/0005167400050012