Effects of Active Cooling on Workload Management in High Performance Processors

Won Ho Park, C. K. Ken Yang

Abstract

This paper presents an energy-efficient workload scheduling methodology for multi-core multi-processor systems under actively cooled environment that improves overall system power performance with minimal response time degradation. Using a highly efficient miniature-scale refrigeration system, we show that active-cooling by refrigeration on a per-server basis not only leads to substantial power-performance improvement, but also improves the overall system performance without increasing the overall system power including the cost of cooling. Based on the measured results, we present a model that captures different relations and parameters of multi-core processor and the refrigeration system. This model is extended to illustrate the potential of power optimization of multi-core multi-processor systems and to investigate different methodologies of workload scheduling under the actively cooled environment to maximize power efficiency while minimizing response time. We propose an energy-efficient workload scheduling methodology that results in total consumption comparable to the spatial subsetting scheme but with faster response time under the actively cooled environment. The actively cooled system results in ≥29% of power reduction over the non-refrigerated design across the entire range of utilization levels. The proposed methodology is further combined with the G/G/m-model to investigate the trade-off between the total power and target SLA requirements.

References

  1. U.S. EPA. Report to congress on server and data center energy efficiency. In U.S. Environmental Protection Agency, Tech Report, 2007.
  2. K. Rajamani, C. Lefurgy, J. Rubio, S. Ghiasi, H. Hanson, and T. Keller, “Power management for computer systems and data centers”, Tutorial presented at the 2008 International and Symposium on Low Power Electronics and Design, August, 2008.
  3. J. Humphreys and J. Scaramella, “The impact of power and cooling on data center infrastructure,” Market Research Report, IDC, 2006.
  4. Tschudi, et al., “Data Centers and Energy Use - Let's Look at the Data”, ACEEE, 2003.
  5. Lawrence Berkeley National Labs, Benchmarking: Data Centers, Dec 2007.
  6. M. Patterson, “The effect of data center temperature on energy efficiency,” Proceedings ITHERM, pp. 1167- 1174, 2008.
  7. Jing, S., Ali, S., She, K., Zhong, Y., State-of-the-art Research Study for Green Cloud Computing. Journal of Supercomputing, Special Issue on Cloud Computing, 2011
  8. M. Lin, A. Wierman, L. Andrew, and E. Thereska, “Dynamic Right-Sizing for Power-Proportional Data Centers,” Proc. IEEE INFOCOM, 2011.
  9. J. Luo, L.Rao, and X. L. Liu, “Data center energy cost minimization: a spatio-temporal scheduling approach,” in Proceedings of the INFOCOM 2013.
  10. P. Chaparro, et al., “Understanding the Thermal Implications of Multicore Architectures,” IEEE Transactions on Parallel and Distributed Systems, vol. 18, no. 8, pp. 1055-1065, August 2007.
  11. M. Ma, S. Gunther, B. Greiner, N. Wolff, C. Deutschle, and Tawfik Arabi, “Enhanced Thermal Management for Future Processors,” IEEE Symposium on VLSI Circuits of Technical Papers, pp. 201-204, June 2003.
  12. J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S. Borkar, and V. De, “Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors,” IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1838-1845, November 2003.
  13. D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A framework for architectural-level power analysis and optimizations,” In International Symposium on Computer Architecture, June 2000.
  14. T. Sato and T. Funaki, “Power-Performance Trade-off of a Dependable Multicore Processor,” in 13th Pacific Rim International Symposium on Dependable Computing (PRDC), 2007.
  15. R. Ghosh, V. K. Naik, and K. S. Trivedi, “PowerPerformance Trade-offs in Iaas Cloud: A Scalable Analytic Approach,” in IEEE/IFIP DSN Workshop on Dependablity of Clouds, Data Centers and Virtual Computing Environments (DCDV), 2011.
  16. E. Pinheiro, R. Bianchini, E. V. Carrera, and T. Heath, “Load balancing and unbalancing for power and performance in cluser-based systems,” Workshop on Compiliers and Operating Systems for Low Power, 2001.
  17. J. Chase, D. Anderson, P. Thakur, and A. Vahdat, “Managing Energy and Server Resources in Hosting Centers,” Proceedings of the 18th Symposium on Operating systems Principles SOSP'01, Octorber 2001.
  18. Y. Chen, A. Das, W. Qin, A. Sivasubramaniam, J. Srebric, Q. Wang, and J. Lee, “Managing Server Energy and Operational Costs in Hosting Centers,” SIGMETRICS Performance Evaluation Review, vol. 33, no. 1, pp. 303-314, 2005.
  19. F. Ahmad and T. Vijaykumar, “Joint optimization of idle and coolingpower in data centers while maintaining response time,” Architectural Support for Programming Languages and Operating Systems, 2010.
  20. B Müller-Clostermann, “Using G/G/m-Models for Multi-Server and Mainframe Capacity Planning,” ICB Research Report, no. 16, May 2007.
  21. R. McGowen, C. A. Poirier, C. Bostak, J. Igonowski, M. Millican, W. H. Parks, and S. Naffziger, “Power and temperature control on a 90-nm Itanium family processor,” IEEE Journal of Solid-State Circuits, vol. 41., no 1, pp. 228- 236, January 2006.
  22. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, “A Dynamic Voltage Scaled Microprocessor System,” IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1571- 1580, November 2000.
  23. K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, “A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling,” IEEE Journal of Solid-State Circuits, vol. 37, no. 11, November 2002.
  24. S. Heo, K. Barr, and K. Asanovic, “Reducing power density through activity migration,” International Symposium on Low Power Electronics and Design, Aug. 2003.
  25. K. Zhang et al., “SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction,” IEEE Journal of Solid-State Circuits, vol. 40, no. 4, April 2005, pp. 895-901.
  26. S. Henzler, T. Nirschl, S. Skiathitis, J. Berthold, J. Fischer, P. Teichmann, F. Bauer, G. Georgakos, and D. Schimitt-Landsiedel, “Sleep transistor circuits for finegrained power switch-off with short power-down times,” in Proc. Int. Sold-State Circuits Conf., 2005, pp. 302-303.
  27. D. Copeland, “64-bit Server Cooling Requirements,” IEEE SEMI-THERM Symposium, 2005.
  28. R. Mahajan, C. P. Chiu, and G. Ghrysler, “Cooling a Microprocessor Chip,” in Proceedings of the IEEE, vol. 94, no. 8, Aug. 2006.
  29. A. G. Agwu Nnanna, “Application of refrigeration system in electronics cooling,” Applied Thermal Engineering, vol. 26, pp. 18-27, 2006.
  30. R. C. Chu, R. E. Simons, M. J. Ellsworth, R. R. Schimidt, and V. Cozzolino, “Review of Cooling Technologies for Computer Products,” IEEE Trans. on Device and Material Reliability, vol. 4, no. 4, pp. 568-585, Dec. 2004.
  31. P. E. Phelan, V. A. Chiriac, and T. T. Lee, “Current and Future Miniature Cooling Technologies for High Power Microelectronics,” IEEE Trans. on Components and Packaging Technologies, vol. 25, no. 3, pp. 356- 365, Sep. 2002.
  32. S. Trutassanawin, E. Groll, V. Garimella, and L. Cremaschi, “Experimental Investigation of a Miniature-Scale Refrigeration System for Electronics Cooling,” IEEE Trans. on Components and Packaging Technologies, vol. 29, no. 3, pp. 678-687, Sep. 2006.
  33. D. M. Carson, D. C. Sullivan, R. E. Bach, and D. R. Resnick, “The ETA-10 liquit-nitrogen-cooled supercomputer sytem,” IEEE Trans. Electron. Devices, vol. 36, no. 8, pp. 1404-1413, Aug. 1989.
  34. Won Ho Park, Tamer Ali, and C.K. Ken Yang, “Analysis of Refrigeration Requirements of Digital Processors in Sub-ambient Temperatures,” Journal of Microelectronics and Electronic Packaging, vol. 7, no. 4, 4th Qtr 2010.
  35. I. Aller et al., “CMOS Circuit Technology for SubAmbient Temperature Operation,” Proc. Int. SolidState Circuits Conf., 2000, pp. 214-215, Feb. 2000.
  36. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective; 2nd ed., 2003.
  37. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-Power CMOS Digital Design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-484, April 1992.
  38. R. Kumar, K. Farkas, N.P. Jouppi, P. Ranganathan, and D.M. Tullsen, “Single-ISA Heterogeneous MultiCore Architectures: The Pontential for Processor Power Reduction,” Proc. Int'l Symp. Microarchitecture, Dec. 2003.
  39. N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, “A multigigaherz clocking scheme for Pentium 4 microprocessor,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 1647-1653, November 2001.
Download


Paper Citation


in Harvard Style

Park W. and Yang C. (2015). Effects of Active Cooling on Workload Management in High Performance Processors . In Proceedings of the 5th International Conference on Cloud Computing and Services Science - Volume 1: CLOSER, ISBN 978-989-758-104-5, pages 5-16. DOI: 10.5220/0005369400050016


in Bibtex Style

@conference{closer15,
author={Won Ho Park and C. K. Ken Yang},
title={Effects of Active Cooling on Workload Management in High Performance Processors},
booktitle={Proceedings of the 5th International Conference on Cloud Computing and Services Science - Volume 1: CLOSER,},
year={2015},
pages={5-16},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005369400050016},
isbn={978-989-758-104-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 5th International Conference on Cloud Computing and Services Science - Volume 1: CLOSER,
TI - Effects of Active Cooling on Workload Management in High Performance Processors
SN - 978-989-758-104-5
AU - Park W.
AU - Yang C.
PY - 2015
SP - 5
EP - 16
DO - 10.5220/0005369400050016