Modeling and Simulation of Logic Gates using DEVS

Maamar Hamri, Nesrine Driouche

2015

Abstract

Discrete event simulation becomes popular more and more and was applied successfully in many fields: medicine, robotics, etc. One of this field is digital circuits for which boolean logics is the basis of computation by designing logic gates. However such a paradigm does not consider the time basis. Consequently, the boolean logic paradigm can not design and simulate delays of circuits and stamped explicitly computations. In this paper, we propose to combine the boolean logic paradigm and Discrete EVent system Specification (DEVS) formalism for modeling and simulation logic gates. Using this approach, we are able to design complex network of logic gates by reusing and coupling basic ones and to analyze behavior through time.

References

  1. Brown, S. and Vranesic, Z. (2003). Fundamentals of Digital Logic with Verilog Design. Addison-Wesley Longman Publishing Co., 1st edition.
  2. Cappochi, L., Bernardi, F., Federici, D., and Bisgambiglia, P.-A. Transformation of vhdl descriptions into devs models for fault modeling and simulation, october 5- 8, 2003. In International Conference on Systems, Man and Cybernetics, pages 1205-1210, Washinton DC USA. IEEE, 2003.
  3. Chow, A. C. (1996). Parallel devs: a parallel, hierarchical, modular modeling formalism and its distributed simulator. Transactions of the Society for Computer Simulation International, 13:55-67.
  4. Franceschini, R. and Bisgambiglia, P.-A. (2014). Decentralized approach for efficient simulation of devs models. In Heidelberg, S. B., editor, FIP WG 5.7 International Conference, APMS 2014, Ajaccio, France, September 20-24, 2014, Proceedings, Part III, pages 336-343, Ajaccio, France.
  5. Giambiasi, N., Escudé, B., and Ghosh, S. (2000). GDEVS: A generalized discrete event specification for accurate modeling of dynamic systems. Simulation: Transactions of the Society for Modeling and Simulation International, 17(3):120-134.
  6. Hamri, M., Giambiasi, N., and Naamane, A. (2015). Generalized discrete events for accurate modeling and simulation of logic gates. PartIII:257-272.
  7. Hu, X., Sun, Y., and Ntaimo, L. (2012). Devs-fire: design and application of formal discrete event wildfire spread and suppression models. Simulation: Transactions of the Society for Modeling and Simulation International, 88(3):259-279.
  8. Kim, K., Kang, W., Sagong, B., and Seo, H. (2000). Efficient distributed simulation of hierarchical devs models: Transforming model structure into a nonhierarchical one. In SCS, editor, 33rd Annual Simulation Symposium, pages 227-188.
  9. Palnitkar, S. (2003). Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition. Addison-Wesley Longman Publishing Co., 2nd edition.
  10. Tendeloo, Y. V. and Vangheluwe, H. (2013). Logisim to devs translation. In Proceedings of the 2013 IEEE/ACM 17th International Symposium on Distributed Simulation and Real Time Application, DSRT13, pages 13-20, San Diego, CA, USA. IEEE Computer Society Washington, DC, USA2013.
  11. Uhrmacher, A. M., Degenring, D., and Zeigler, B. (2005). Discrete event multi-level models for systems biology. 3380:66-89.
  12. Wikipedia (2015). http://en.wikipedia.org/wiki/verilog.
  13. Zeigler, B. P. (1976). Theory of Modeling and Simulation. Fisrt edition - Academic Press.
  14. Zeigler, B. P., Praehofer, H., and Kim, T. G. (2000). Theory of Modeling and Simulation. Academic Press.
Download


Paper Citation


in Harvard Style

Hamri M. and Driouche N. (2015). Modeling and Simulation of Logic Gates using DEVS . In Proceedings of the 5th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH, ISBN 978-989-758-120-5, pages 212-218. DOI: 10.5220/0005567202120218


in Bibtex Style

@conference{simultech15,
author={Maamar Hamri and Nesrine Driouche},
title={Modeling and Simulation of Logic Gates using DEVS},
booktitle={Proceedings of the 5th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,},
year={2015},
pages={212-218},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005567202120218},
isbn={978-989-758-120-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 5th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,
TI - Modeling and Simulation of Logic Gates using DEVS
SN - 978-989-758-120-5
AU - Hamri M.
AU - Driouche N.
PY - 2015
SP - 212
EP - 218
DO - 10.5220/0005567202120218