loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Authors: Neha Karanjkar 1 and Madhav Desai 2

Affiliations: 1 Indian Institute of Technology Goa, India ; 2 Indian Institute of Technology Bombay, India

Keyword(s): Simulation Framework, Discrete-Event, Cycle-based, Open-source, Parallel, C++.

Abstract: Sitar is an open-source framework for modeling discrete-event, discrete-time systems. It consists of a modeling language and a lightweight simulation kernel. Sitar is specifically targeted for architecture-level modeling and fast simulation of computer systems, though it can be used for other kinds of discrete-time systems as-well. The modeling language allows the description of a system’s structure as an interconnection of hierarchical, concurrent entities. The behavior of each entity can be described in an imperative manner using constructs such as time-delays, conditional wait statements, fork-join concurrency and loops. C++ code can be embedded directly into the description in a well-defined manner, allowing the modeler to use the flexibility and object-oriented features of C++. A model written in this language gets translated to C++ code, which can in-turn be compiled with the simulation kernel to obtain a single simulation executable, or can be linked with external libr aries for co-simulation. The simulation kernel uses a two-phase, cycle-based execution algorithm, and has been parallelized using OpenMP for fast and scalable simulation on modern multi-core systems. The framework provides several features to ease the modeling effort, such as in-built logging, syntax highlighting and systematic error reporting for the Sitar language. In this paper, we describe the design and architecture of Sitar, and briefly discuss our experience with its use for multi-core design exploration studies. (More)

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 3.145.10.68

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Karanjkar, N. and Desai, M. (2022). Sitar: A Cycle-based Discrete-Event Simulation Framework for Architecture Exploration. In Proceedings of the 12th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH; ISBN 978-989-758-578-4; ISSN 2184-2841, SciTePress, pages 142-150. DOI: 10.5220/0011320000003274

@conference{simultech22,
author={Neha Karanjkar. and Madhav Desai.},
title={Sitar: A Cycle-based Discrete-Event Simulation Framework for Architecture Exploration},
booktitle={Proceedings of the 12th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH},
year={2022},
pages={142-150},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0011320000003274},
isbn={978-989-758-578-4},
issn={2184-2841},
}

TY - CONF

JO - Proceedings of the 12th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH
TI - Sitar: A Cycle-based Discrete-Event Simulation Framework for Architecture Exploration
SN - 978-989-758-578-4
IS - 2184-2841
AU - Karanjkar, N.
AU - Desai, M.
PY - 2022
SP - 142
EP - 150
DO - 10.5220/0011320000003274
PB - SciTePress