EFFICIENT MOTION COMPENSATION ARCHITECTURE WITH RATE-DISTORTION OPTIMIZATION FOR H.264/AVC

Tian Song, Takashi Shimamoto

2007

Abstract

In this paper, a novel motion compensation architecture is proposed to support the Rate-Distortion Optimization(RDO) in H.264/AVC. First, the scope of the motion compensation in this work is defined not only including the half and quarter pixel motion compensation but also the deblocking filter and rate-distortion optimazation. Then, base on the new concept of motion compensation an efficient architecture for H.264/AVC codec is constructed. Proposed architecture could select the best mode for INTRA macroblocks using the lagrange function by calculating the distortion and the generated bits. It could also calculate the lagrange function for INTER macroblocks by receiving the motion vector information and the interpolation data from the ME(Motion Estimation) module to construct a complete rate distortion optimization architecture. Pipelined processing structure is designed for sub-block mode selection to achieve real-time processing for up to HDTV resolution inputs. Implementation result shows that proposed architecture could be realized with only 42,280 gates and 48,320 bits SRAM.

References

  1. C. S. Kim, H. H. S. and Kuo, C. C. J. (2006). Fast h.264 intra-prediction mode selection using joint spatial and transform domain features. In Journal of Visual Communication and Image Representation. Springer.
  2. C. S. Kim, Q. L. and Kuo, C. C. J. (2003). Fast intraprediction model selection for h.264 codec. In SPIE International Symposium ITCOM.
  3. D. M. Zhang, S. X. Lin, Y. D. Z. and Yu, L. J. (2007). Complexity controllable dct for real-time h.264 encoder. In Journal of Visual Communication and Image Representation.
  4. H. L. Wang, S. K. and Kok, C. W. (2006). Efficient prediction algorithm of integer dct coefficients for h.264/avc optimization. In IEEE transactions on circuits and systems for video technology.
  5. H. S. Malvar, A. Hallapuro, M. K. and Kerofsky, L. (2003). Low-complexity transform and quantization in h.264/avc. In IEEE transactions on circuits and systems for video technology.
  6. K. H. Chen, J. I. G. and Wang, J. S. (2006). A highperformance direct 2-d transform coding ip design for mpeg-4 avc/h.264. In IEEE transactions on circuits and systems for video technology.
  7. Q. Wang, D. B. Zhao, W. G. and Ma, S. W. (2005). Low complexity rdo mode decision based on a fast codingbits estimation model for h.264/avc. In Proceedings of IEEE International Symposium on Circuits and Systems.
  8. S. Y. Shih, C. R. C. and Lin, Y. L. (2006). A near optimal deblocking filter for h.264 advanced video coding. In Proceedings of ASP-DAC 2006.
  9. T. M. Liu, W. P. Lee, T. A. L. and Lee, C. Y. (2005). A memory-efficient deblocking filter for h.264/avc video coding. In Proceedings of IEEE International Symposium on Circuit and Systems.
  10. U. J. Kapasi, S. Rixner, W. J. D. B. K. J. H. A. P. M. and Owens, J. D. (2003). Programmable stream processors. In IEEE Computer.
  11. Y. K. Tu, J. F. Yang, M. T. S. and Tsai, Y. T. (2005). Fast variable block-size block motion estimation for efficient h.264/avc encoding. In Journal of Signal Processing: Image Communication. Springer.
  12. Y. L. Xi, C. Y. Hao, Y. Y. F. and Hu, H. Q. (2006). A fast block-matching algorithm based on adaptive search area and its vlsi architecture for h.264/avc. In Journal of Signal Processing: Image Communication. Springer.
  13. Y. Song, Z. Liu, S. G. and Ikenaga, T. (2006). Scalable vlsi architecture for variable block size interger motion estimation in h.264/avc. In IEICE tran. on Fundamentals.
  14. Y. W. Huang, T. W. Chen, B. Y. H. T. C. W. T. H. C. and Chen, L. G. (2003). Architecture design for deblocking filter in h.264/jvt/avc. In IEEE International Conference on Multimedia and Expo.
  15. Y. W. Huang, B. Y. Tsieh, T. C. C. and Chen, L. G. (2005). Analysis, fast algorithm, and vlsi architecture design for h.264/avc intra frame coder. In IEEE transactions on circuits and systems for video technology.
Download


Paper Citation


in Harvard Style

Song T. and Shimamoto T. (2007). EFFICIENT MOTION COMPENSATION ARCHITECTURE WITH RATE-DISTORTION OPTIMIZATION FOR H.264/AVC . In Proceedings of the Second International Conference on Signal Processing and Multimedia Applications - Volume 1: SIGMAP, (ICETE 2007) ISBN 978-989-8111-13-5, pages 155-160. DOI: 10.5220/0002134601550160


in Bibtex Style

@conference{sigmap07,
author={Tian Song and Takashi Shimamoto},
title={EFFICIENT MOTION COMPENSATION ARCHITECTURE WITH RATE-DISTORTION OPTIMIZATION FOR H.264/AVC},
booktitle={Proceedings of the Second International Conference on Signal Processing and Multimedia Applications - Volume 1: SIGMAP, (ICETE 2007)},
year={2007},
pages={155-160},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0002134601550160},
isbn={978-989-8111-13-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the Second International Conference on Signal Processing and Multimedia Applications - Volume 1: SIGMAP, (ICETE 2007)
TI - EFFICIENT MOTION COMPENSATION ARCHITECTURE WITH RATE-DISTORTION OPTIMIZATION FOR H.264/AVC
SN - 978-989-8111-13-5
AU - Song T.
AU - Shimamoto T.
PY - 2007
SP - 155
EP - 160
DO - 10.5220/0002134601550160