Hardware-software Scalable Architectures for Gaussian Elimination over GF(2) and Higher Galois Fields

Prateek Saxena, Vinay B. Y. Kumar, Dilawar Singh, H Narayanan, Sachin B. Patkar

2013

Abstract

Solving a System of Linear Equations over Finite Fields finds one of the most important practical applications, for instance, in problems arising in cryptanalysis and network coding among others. However, other than software-only approaches to acceleration, the amount of focus particularly towards hardware or hardware/software based solutions is small, in comparison to that towards general linear equation solvers. We present scalable architectures for Gaussian elimination with pivoting over GF(2) and higher fields, both as custom extensions to commodity processors or as dedicated hardware for larger problems. In particular, we present: 1) Designs of components---Matrix Multiplication and `Basis search and Inversion'---for Gaussian elimination over GF(2), prototyped as custom instruction extensions to Nios-II on DE2-70(DE2, 2008), which even with a 50MHz clock perform at $\approx$30~GOPS (billion GF(2) operations); and also report results for GF($2^8$) or higher order matrix multiplication with about 20~GOPS performance at 200MBps. 2) A scalable extension of a previous design [Bogdanov et. al, 2006] for multiple FPGAs and with $\approx$2.5 TrillionOPS performance at ~5GBps bandwidth on a Virtex-5 FPGA

References

  1. (2008). Altera DE2-70 - Development and Education Board. Terasic.
  2. (2008). Nallatech BenOne Board. Nallatech.
  3. Bogdanov, A. and Mertens, M. C. (2006). A Parallel Hardware Architecture for fast Gaussian Elimination over GF(2). In Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 7806, pages 237-248, Washington, DC, USA. IEEE Computer Society.
  4. Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J. H., Brown, S., and Czajkowski, T. (2011). Legup: High-level synthesis for fpga-based processor/accelerator systems. In Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, FPGA 7811, pages 33-36. ACM.
  5. Ditter, A., Ceska, M., and Luttgen, G. (2012). On Parallel Software Verification Using Boolean Equation Systems. In SPIN, pages 80-97.
  6. Koc¸, c. K. and Arachchige, S. N. (1991). A fast algorithm for Gaussian elimination over GF(2) and its implementation on the GAPP. J. Parallel Distrib. Comput., 13(1):118-122.
  7. Kumar, V. B. Y., Joshi, S., Patkar, S. B., and Narayanan, H. (2010). FPGA Based High Performance DoublePrecision Matrix Multiplication. International Journal of Parallel Programming, 38(3-4):322-338.
  8. Parkinson, D. and Wunderlich, M. (1984). A compact algorithm for gaussian elimination over GF(2) implemented on highly parallel computers. Parallel Comput., 1(1):65-73.
  9. Rupp, A., Eisenbarth, T., Bogdanov, A., and Grieb, O. (2011). Hardware SLE solvers: Efficient building blocks for cryptographic and cryptanalyticapplications. Integration, 44(4):290-304.
  10. Wang, C.-L. and Lin, J.-L. (1993). A Systolic Architecture for Computing Inverses and Divisions in Finite Fields GF(2m). IEEE Trans. Comput., 42(9):1141-1146.
Download


Paper Citation


in Harvard Style

Saxena P., B. Y. Kumar V., Singh D., Narayanan H. and B. Patkar S. (2013). Hardware-software Scalable Architectures for Gaussian Elimination over GF(2) and Higher Galois Fields . In Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8565-43-3, pages 195-201. DOI: 10.5220/0004313201950201


in Bibtex Style

@conference{peccs13,
author={Prateek Saxena and Vinay B. Y. Kumar and Dilawar Singh and H Narayanan and Sachin B. Patkar},
title={Hardware-software Scalable Architectures for Gaussian Elimination over GF(2) and Higher Galois Fields},
booktitle={Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2013},
pages={195-201},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0004313201950201},
isbn={978-989-8565-43-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - Hardware-software Scalable Architectures for Gaussian Elimination over GF(2) and Higher Galois Fields
SN - 978-989-8565-43-3
AU - Saxena P.
AU - B. Y. Kumar V.
AU - Singh D.
AU - Narayanan H.
AU - B. Patkar S.
PY - 2013
SP - 195
EP - 201
DO - 10.5220/0004313201950201