loading
Documents

Research.Publish.Connect.

Paper

Authors: Daniela Genius 1 ; Letitia W. Li 2 and Ludovic Apvrille 2

Affiliations: 1 LIP6 UMR 7606, France ; 2 Télécom ParisTech, France

ISBN: 978-989-758-210-3

Keyword(s): Virtual Prototyping, Embedded Systems, System-level Design, Formal Verification.

Related Ontology Subjects/Areas/Topics: Applications and Software Development ; Model Execution and Simulation ; Model-Based Testing and Validation ; Model-Driven Software Development ; Models ; Paradigm Trends ; Software Engineering

Abstract: The design methodology of an embedded system should start with a system-level partitioning dividing functions into hardware and software. However, since this partitioning decision is taken at a high level of abstraction, we propose regularly validating the selected partitioning during software development. The paper introduces a new model-based engineering process with a supporting toolkit, first performing system-level partitioning, and then assessing the partitioning choices thus obtained at different levels of abstraction during software design. This assessment shall in particular validate the assumptions made on system-level (e.g. on cache miss rates) that cannot be precisely determined without low-level hardware model. High-level partitioning simulations/verification rely on custom model-checkers and abstract models of software and hardware, while low-level prototyping simulations rely on automatically generated C-POSIX software code executing on a cycle-precise virtual prototypi ng platform. An automotive case study on an automatic braking application illustrates our complete approach. (More)

PDF ImageFull Text

Download
CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 18.232.124.77

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Genius, D.; W. Li, L. and Apvrille, L. (2017). Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design.In Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development - Volume 1: MODELSWARD, ISBN 978-989-758-210-3, pages 78-89. DOI: 10.5220/0006140600780089

@conference{modelsward17,
author={Daniela Genius. and Letitia W. Li. and Ludovic Apvrille.},
title={Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design},
booktitle={Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development - Volume 1: MODELSWARD,},
year={2017},
pages={78-89},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0006140600780089},
isbn={978-989-758-210-3},
}

TY - CONF

JO - Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development - Volume 1: MODELSWARD,
TI - Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design
SN - 978-989-758-210-3
AU - Genius, D.
AU - W. Li, L.
AU - Apvrille, L.
PY - 2017
SP - 78
EP - 89
DO - 10.5220/0006140600780089

Login or register to post comments.

Comments on this Paper: Be the first to review this paper.