loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Authors: Johannes Kliemt and Dietmar Fey

Affiliation: Chair of Computer Science 3 (Computer Architecture), Friedrich-Alexander Universitaet Erlangen-Nuernberg, Martensstr. 3, Erlangen, Germany

Keyword(s): vHIL, Virtual Prototypes.

Abstract: Virtual Prototypes of microprocessor architectures (VPs) extensively support the software development process with the ability to build virtual Hardware in the Loop (vHIL) test benches. A physical hardware is not necessary since the VP is also a functional simulation model, although with reduced accuracy. The actual deviation to the physical hardware in the time domain is mostly unspecified and dependent on the executed application software. This leads to issues when used in the development of software with real time requirements. The authors propose a new way of determining this inaccuracy via a trace unit integrated into the VP. Accuracy is now determined for each application software on the fly taking its individual paths through the model and not by a unrelated general set of accuracy benchmarks. A more reliable statement on the later temporal behavior on the physical hardware can therefore be given.

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 18.223.172.252

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Kliemt, J. and Fey, D. (2023). Work in Progress: Extending Virtual Prototypes of Microprocessor Architectures with Accuracy Tracing. In Proceedings of the 13th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH; ISBN 978-989-758-668-2; ISSN 2184-2841, SciTePress, pages 409-416. DOI: 10.5220/0012131800003546

@conference{simultech23,
author={Johannes Kliemt. and Dietmar Fey.},
title={Work in Progress: Extending Virtual Prototypes of Microprocessor Architectures with Accuracy Tracing},
booktitle={Proceedings of the 13th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH},
year={2023},
pages={409-416},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0012131800003546},
isbn={978-989-758-668-2},
issn={2184-2841},
}

TY - CONF

JO - Proceedings of the 13th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - SIMULTECH
TI - Work in Progress: Extending Virtual Prototypes of Microprocessor Architectures with Accuracy Tracing
SN - 978-989-758-668-2
IS - 2184-2841
AU - Kliemt, J.
AU - Fey, D.
PY - 2023
SP - 409
EP - 416
DO - 10.5220/0012131800003546
PB - SciTePress

- Science and Technology Publications, Lda.
RESOURCES

Proceedings

Papers

Authors

Ontology

CONTACTS

Science and Technology Publications, Lda
Avenida de S. Francisco Xavier, Lote 7 Cv. C,
2900-616 Setúbal, Portugal.

Phone: +351 265 520 185 (National fixed network call)
Fax: +351 265 520 186
Email: info@scitepress.org

EXTERNAL LINKS

PRIMORIS

INSTICC

SCITEVENTS

CROSSREF

PROCEEDINGS SUBMITTED FOR INDEXATION BY:

dblp

Ei Compendex

SCOPUS

Semantic Scholar

Google Scholar

Microsoft Academic