loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Paper Unlock

Authors: Nissaf Fredj 1 ; Mhamed Saidane 1 ; Yessine Hadj Kacem 2 and Mohamed Abid 3

Affiliations: 1 CES Laboratory and ENIS, Tunisia ; 2 King Khalid University Abha, Tunisia ; 3 CES Laboratory, Tunisia

Keyword(s): DPR, Patterns System, Behavioral Pattern, Architectural Pattern, DP-RTE Systems.

Abstract: During the last few years, the Dynamic Partial Reconfiguration (DPR) has been introduced to the embedded systems as a key technique that aims at improving the flexibility of Field-Programmable Gate Array (FPGA)-based system reconfiguration. However, the design of these systems is a hard task using low-level functions where the design of the hardware side precedes that of the software. Recently, Model-Driven Engineering (MDE) based approaches have emerged. They aim at simplifying the modeling of the dynamically set systems and keep a design flow where DPR application and architecture are designed in parallel. In fact, there is a lack of reusable and generic models that allow the improvement of the designers’ task and the decrease of the development costs. In order to overcome these issues we propose in this paper an additional featuring or abstraction level in the DPR design flow introduced by these approaches. Our aim is to suggest for designers a method (process and models) which al lows reusing recurrent application models and sharing experience-owned knowledge. The proposed method is a patterns system which is a combination of architectural and behavioral patterns dedicated to the Dynamic Partial reconfigurable Real-Time Embedded (DP-RTE) systems. (More)

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 18.190.176.176

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Fredj, N.; Saidane, M.; Kacem, Y. and Abid, M. (2017). Patterns System for the Design of Partial Reconfigurable Applications on FPGA. In Proceedings of the 12th International Conference on Evaluation of Novel Approaches to Software Engineering - MDI4SE; ISBN 978-989-758-250-9; ISSN 2184-4895, SciTePress, pages 325-335. DOI: 10.5220/0006383503250335

@conference{mdi4se17,
author={Nissaf Fredj. and Mhamed Saidane. and Yessine Hadj Kacem. and Mohamed Abid.},
title={Patterns System for the Design of Partial Reconfigurable Applications on FPGA},
booktitle={Proceedings of the 12th International Conference on Evaluation of Novel Approaches to Software Engineering - MDI4SE},
year={2017},
pages={325-335},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0006383503250335},
isbn={978-989-758-250-9},
issn={2184-4895},
}

TY - CONF

JO - Proceedings of the 12th International Conference on Evaluation of Novel Approaches to Software Engineering - MDI4SE
TI - Patterns System for the Design of Partial Reconfigurable Applications on FPGA
SN - 978-989-758-250-9
IS - 2184-4895
AU - Fredj, N.
AU - Saidane, M.
AU - Kacem, Y.
AU - Abid, M.
PY - 2017
SP - 325
EP - 335
DO - 10.5220/0006383503250335
PB - SciTePress

- Science and Technology Publications, Lda.
RESOURCES

Proceedings

Papers

Authors

Ontology

CONTACTS

Science and Technology Publications, Lda
Avenida de S. Francisco Xavier, Lote 7 Cv. C,
2900-616 Setúbal, Portugal.

Phone: +351 265 520 185 (National fixed network call)
Fax: +351 265 520 186
Email: info@scitepress.org

EXTERNAL LINKS

PRIMORIS

INSTICC

SCITEVENTS

CROSSREF

PROCEEDINGS SUBMITTED FOR INDEXATION BY:

dblp

Ei Compendex

SCOPUS

Semantic Scholar

Google Scholar

Microsoft Academic