loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Authors: Bilal Majeed 1 ; Conor Ryan 1 ; Jack McEllin 1 ; Ayman Youssef 2 ; Douglas Dias 1 ; 3 ; Aidan Murphy 4 and Samuel Carvalho 5

Affiliations: 1 BDS Labs, Dept. of CSIS, University of Limerick, Limerick, Ireland ; 2 Dept. of Computer and Systems, Electronics Research Institute, Cairo, Egypt ; 3 Dept. of Electronics and Telecommunications, Rio de Janeiro State University, Rio de Janeiro, Brazil ; 4 Dept. of Computer Science, University College Dublin, Dublin, Ireland ; 5 Dept. of Electrical and Electronic Engineering, Technological University of the Shannon, Midlands Midwest, Limerick, Ireland

Keyword(s): Evolvable Hardware, Sequence Detectors, Grammatical Evolution, Sequential Logic Circuits, Hardware Description Language Design, Electronic Design Automation.

Abstract: Sequential circuits are time-dependent circuits whose output depends not only on their current inputs but also on previous ones. This makes them substantially more complex than combinational circuits, which are stateless and only produce outputs from their current inputs. This paper demonstrates the automatic evolution of some of the most critical and hard-to-evolve electronic sequential circuits, namely, sequence detectors. The circuits are generated at behavioural level using the Hardware Description Language, SystemVerilog. We successfully evolve solutions ranging in complexity from 3 to 5 bits, with and without encapsulation, and 6 bits with encapsulation while using Grammatical Evolution. A uniform distribution of values that a vector of 50 bits can represent was used to generate the random training and test data sets to prevent any bias in the solutions and results. While previous work combined shorter sequence detectors to produce longer ones, for example, combining two 3-bit detectors to form a 6-bit detector, we produce all sequence detectors from scratch without any intermediate stages. The system simply takes instructions and testcases and produces the desired detector; we show that not only does it produce longer-sequence detectors than previous work, but it also does it using fewer computational resources. (More)

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 3.144.249.63

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Majeed, B.; Ryan, C.; McEllin, J.; Youssef, A.; Dias, D.; Murphy, A. and Carvalho, S. (2023). Evolving Behavioural Level Sequence Detectors in SystemVerilog Using Grammatical Evolution. In Proceedings of the 15th International Conference on Agents and Artificial Intelligence - Volume 3: ICAART; ISBN 978-989-758-623-1; ISSN 2184-433X, SciTePress, pages 475-483. DOI: 10.5220/0011689100003393

@conference{icaart23,
author={Bilal Majeed. and Conor Ryan. and Jack McEllin. and Ayman Youssef. and Douglas Dias. and Aidan Murphy. and Samuel Carvalho.},
title={Evolving Behavioural Level Sequence Detectors in SystemVerilog Using Grammatical Evolution},
booktitle={Proceedings of the 15th International Conference on Agents and Artificial Intelligence - Volume 3: ICAART},
year={2023},
pages={475-483},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0011689100003393},
isbn={978-989-758-623-1},
issn={2184-433X},
}

TY - CONF

JO - Proceedings of the 15th International Conference on Agents and Artificial Intelligence - Volume 3: ICAART
TI - Evolving Behavioural Level Sequence Detectors in SystemVerilog Using Grammatical Evolution
SN - 978-989-758-623-1
IS - 2184-433X
AU - Majeed, B.
AU - Ryan, C.
AU - McEllin, J.
AU - Youssef, A.
AU - Dias, D.
AU - Murphy, A.
AU - Carvalho, S.
PY - 2023
SP - 475
EP - 483
DO - 10.5220/0011689100003393
PB - SciTePress