HIGH THROUGHPUT MEMORY-EFFICIENT VLSI DESIGNS FOR STRUCTURED LDPC DECODING

Hrishikesh Sharma; Subhasis Das; Rewati Raman Raut; Sachin Patkar

Research.Publish.Connect.

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Name:
Country:
Subject:

Advanced Search Affiliations Search

If you're looking for an exact phrase use quotation marks on text fields.

Proceedings

Proceedings Search

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Papers

Papers Search

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Authors

Authors Search

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Advanced Search

Paper

HIGH THROUGHPUT MEMORY-EFFICIENT VLSI DESIGNS FOR STRUCTURED LDPC DECODING

Topics: VLSI Design and Implementation

In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems PECCS - Volume 1, 518-521, 2011 , Vilamoura, Algarve, Portugal

Authors: Hrishikesh Sharma ; Subhasis Das ; Rewati Raman Raut and Sachin Patkar

Affiliation: IIT Bombay, India

Keyword(s): Error-correction codes, LDPC decoder, VLSI design.

Related Ontology Subjects/Areas/Topics: Embedded Communications Systems ; Telecommunications ; VLSI Design and Implementation

Abstract: Low-density Parity Check(LDPC) codes have been in focus of intense research in Error-correction Coding in recent years. High throughput decoder design for them has been a big challenge for these codes. In this paper, we report the first scalable VLSI decoder design based on projective geometry (PG) structure of LDPC codes. The design is based on memory-efficient communication primitives known as perfect access sequences. A high-throughput variation of above design achieves a throughput of 620 Mbps, much higher than what communication standards require. The corresponding fully-parallel VLSI architecture was implemented on Xilinx LX110T FPGA, as well as on 90-nm SAED EDK90 CORE Cell Library from Synposys. We find that PG-based graphs indeed offer an exciting way of parallelizing this computation, and many others in future.

CC BY-NC-ND 4.0

Guest: Register as new SciTePress user now for free.

SciTePress user: please login.

My Papers

You are not signed in, therefore limits apply to your IP address 3.149.250.1

In the current month:

Recent papers: 100 available of 100 total

2⁺ years older papers: 200 available of 200 total

Paper citation in several formats:

Sharma, H.; Das, S.; Raman Raut, R. and Patkar, S. (2011). HIGH THROUGHPUT MEMORY-EFFICIENT VLSI DESIGNS FOR STRUCTURED LDPC DECODING. In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS; ISBN 978-989-8425-48-5; ISSN 2184-2817, SciTePress, pages 518-521. DOI: 10.5220/0003366305180521

@conference{peccs11,
author={Hrishikesh Sharma. and Subhasis Das. and Rewati {Raman Raut}. and Sachin Patkar.},
title={HIGH THROUGHPUT MEMORY-EFFICIENT VLSI DESIGNS FOR STRUCTURED LDPC DECODING},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS},
year={2011},
pages={518-521},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003366305180521},
isbn={978-989-8425-48-5},
issn={2184-2817},
}

TY - CONF

JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS
TI - HIGH THROUGHPUT MEMORY-EFFICIENT VLSI DESIGNS FOR STRUCTURED LDPC DECODING
SN - 978-989-8425-48-5
IS - 2184-2817
AU - Sharma, H.
AU - Das, S.
AU - Raman Raut, R.
AU - Patkar, S.
PY - 2011
SP - 518
EP - 521
DO - 10.5220/0003366305180521
PB - SciTePress