It now follows from the inductive hypothesis and the
determinacy of A, that
∀σ ∈ act
A
(q) ∩ Σ
u
.δ
A
(q, σ) ∈
[
j<i
x
(i,∞)
C
= x
(i,∞)
C
Again considering Lemma 5, we obtain:
∃σ ∈ act
A×A
C
((p, q)) .δ
A×A
C
((p, q), σ) ∈ F
i
A×A
C
Therefore, using the inductive hypothesis, we obtain
∃σ ∈ act
A×A
C
((p, q)) ⊆ act
A
(q) .
δ
A
(q, σ) ∈
[
j<i
x
(j,∞)
C
= x
(i,∞)
C
Now either (q, σ) is added to move
i+1
, or there ex-
ists another move (q, σ
′
) that has been already added
to move. In both cases, we have q ∈ x
(i+1,∞)
C
.
We are now ready to show completeness of the algo-
rithm:
Theorem 5 (Completeness of the Algorithm)
Given a plant A
P
and a specification A
E
where
the controller synthesis problem is solvable. Then,
x
0
A
∈ x
(∞,∞)
C
, i.e. the presented algorithm generates
a valid controller.
Proof:
Let A
C
be an automaton that solves the
controller synthesis problem. Then, necessar-
ily L (A
C
× A
P
) ⊆ L (A
E
) holds as well as
L
m
(A
C
× A
P
) ⊆ L
m
(A
E
). A
C
× A
P
is forceable
nonblocking. Therefore, A
C
× A
P
× A
E
= A
C
× A
is forceable nonblocking. According to the definition
of controller synthesis problem, A
C
needs to be
controllable with respect to A
E
. Therefore, A
C
must
be also controllable with respect to A
P
× A
E
= A.
The statement follows now from Lemma 6.
5 CONCLUSION
In this paper, we have developed an algorithm for
the generation of valid controllers from a supervi-
sory control model as used in the Ramadge-Wonham
framework. To this end, we have strengthened the
coreachability property in order to guarantee that a
marked state is eventually reached, irrespective of the
plant’s behavior. We have proved the correctness and
the completeness of our algorithm. In the future, we
plan to implement our Algorithm on top of our toolset
Averest (Averest, 2005) to evaluate the runtime be-
haviour of the algorithm.
REFERENCES
Accellera (2004). PSL/Sugar.
http://www.haifa.il.ibm.com/projects/verification/sugar.
Averest (2005). www.averest.org.
B
¨
uchi, J. (1960a). On a decision method in restricted second
order arithmetic. In Nagel, E., editor, International
Congress on Logic, Methodology and Philosophy of
Science, pages 1–12, Stanford, CA. Stanford Univer-
sity Press.
B
¨
uchi, J. (1960b). Weak second order arithmetic and finite
automata. Z. Math. Logik Grundlagen Math., 6:66–
92.
Dietrich, P., Malik, R., Wonham, W., and Brandin, B.
(2002). Implementation considerations in supervisory
control. In B. Caillaud, P. Darondeau, L. Lavagno,
and X. Xie, editors, Synthesis and control of dis-
crete event systems, pages 185–201. Kluwer Acad-
emic Publishers.
Emerson, E. (1990). Temporal and modal logic. In Hand-
book of Theoretical Computer Science, volume B,
chapter Temporal and Modal Logics, pages 996–1072.
Elsevier.
Emerson, E. and Clarke, E. (1982). Using branching-time
temporal logic to synthesize synchronization skele-
tons. Science of Computer Programming, 2(3):241–
266.
Kozen, D. (1983). Results on the propositional µ-calculus.
Theoretical Computer Science, 27:333–354.
Malik, P. (2003). From Supervisory Control to Nonblock-
ing Controllers for Discrete Event Systems. PhD the-
sis, University of Kaiserslautern, Kaiserslautern, Ger-
many.
Pnueli, A. (1977). The temporal logic of programs. In Sym-
posium on Foundations of Computer Science (FOCS),
volume 18, pages 46–57, New York. IEEE Computer
Society.
Ramadge, P. and Wonham, W. (1987). Supervisory control
of a class of discrete event processes. SIAM Journal
of Control and Optimization, 25(1):206–230.
Schneider, K. (2003). Verification of Reactive Systems –
Formal Methods and Algorithms. Texts in Theoretical
Computer Science (EATCS Series). Springer.
Thomas, W. (1990). Automata on infinite objects. In Hand-
book of Theoretical Computer Science, volume B,
chapter Automata on Infinite Objects, pages 133–191.
Elsevier.
Wonham, W. (2001). Notes on control of discrete-event sys-
tems. Technical Report ECE 1636F/1637S 2001-02,
Department of Electrical and Computer Engineering,
University of Toronto.
Ziller, R. and Schneider, K. (2003). A generalized ap-
proach to supervisor synthesis. In Formal Methods
and Models for Codesign (MEMOCODE), pages 217–
226, Mont Saint-Michel, France. IEEE Computer So-
ciety.
SYNTHESIZING DETERMINISTIC CONTROLLERS IN SUPERVISORY CONTROL
31