REFERENCES
Al Faruque, M. A., Krist, R., and Henkel, J. (2008). Adam:
run-time agent-based distributed application mapping
for on-chip communication. In DAC ’08: Proceed-
ings of the 45th annual Design Automation Confer-
ence, pages 760–765, New York, NY, USA. ACM.
Guang, L. and Jantsch, A. (2006). Adaptive power man-
agement for the on-chip communication network. In
Proc. of Euromicro DSD’06, pages 649–656.
Guang, L., Plosila, J., Isoaho, J., and Tenhunen, H. (2010).
Hierarchical agent monitored parallel on-chip system:
A novel design paradigm and its formal specification.
International Journal of Embedded and Real-Time
communication Systems (IJERTCS), 1(2):86–105.
Helal, S., Mann, W., El-Zabadani, H., King, J., Kaddoura,
Y., and Jansen, E. (2005). The gator tech smart house:
A programmable pervasive space. Computer, 38:50–
60.
Horn, P. (2001). Autonomic computing: Ibm’s perspective
on the state of information technology. online.
Hu, J. and Marculescu, R. (2005). Energy and performance-
aware mapping for regular noc architectures. IEEE
Transactions on CAD, 24(4):551–562.
Jantsch, A. and Tenhunen, H. (2003). Networks on Chip.
Kluwer Academic Publishers.
Kahng, A., Li, B., Peh, L.-S., and Samadi, K. (2009). Orion
2.0: A fast and accurate noc power and area model for
early-stage design space exploration. In Proc. DATE
’09, pages 423–428.
Kephart, J. and Chess, D. (2003). The vision of autonomic
computing. Computer, 36(1):41–50.
Keutzer, K., Newton, A., Rabaey, J., and Sangiovanni-
Vincentelli, A. (2000). System-level design: orthog-
onalization of concerns and platform-based design.
IEEE Transactions on CAD, 19(12):1523–1543.
Latif, K., Niazi, M., Tenhunen, H., Seceleanu, T., and Sezer,
S. (2008). Application development flow for on-chip
distributed architectures. In Proceeding of SOC Con-
ference, 2008 IEEE International.
Lee, E. A. (2008). Cyber physical systems: Design chal-
lenges. Technical Report UCB/EECS-2008-8, EECS
Department, University of California, Berkeley.
Lehtonen, T., Liljeberg, P., and Plosila, J. (2007). Online
reconfigurable self-timed links for fault tolerant noc.
VLSI Design, 2007:13.
Lu, Z., Jantsch, A., Salminen, E., and Grecu, C. (2008).
Network-on-chip benchmarking specification part 2:
Microbenchmark specification version 1.0. Technical
report, OCP International Partnership Association.
Ogras, U., Marculescu, R., Marculescu, D., and Jung, E. G.
(2009). Design and management of voltage-frequency
island partitioned networks-on-chip. IEEE Transac-
tions on VLSI, 17(3):330–341.
Rabaey, J. M. (2004). Interconnect-centric Design for Ad-
vanced SoC and NoC, chapter System-on-chip chal-
lenges in the deep-sub-micron era, a case for the
network-on-a-chip, pages 3–24. Kluwer Academic
Publishers.
Sangiovanni-Vincentelli, A. and Martin, G. (2001).
Platform-based design and software design methodol-
ogy for embedded systems. IEEE Des. Test, 18(6):23–
33.
Shang, L., Peh, L., Kumar, A., and Jha, N. (2004). Ther-
mal modeling, characterization and management of
on-chip networks. In Proc. 37th International Sym-
posium on Microarchitecture MICRO-37 2004, pages
67–78.
Shang, L., Peh, L.-S., and Jha, N. (2003). Dynamic volt-
age scaling with links for power optimization of inter-
connection networks. In Proc. of HPCA 2003, pages
91–102.
Stefanov, D. H., Bien, Z., and Bang, W.-C. (2004). The
smart house for older persons and persons with phys-
ical disabilities: structure, technology arrangements,
and perspectives. IEEE Transactions on Neural Sys-
tems and Rehabilitation Engineering, 12:228–250.
Tierno, J., Rylyakov, A., and Friedman, D. (2008). A wide
power supply range, wide tuning range, all static cmos
all digital pll in 65 nm soi. IEEE Journal of Solid-State
Circuits, 43(1):42–51.
Truong, D., Cheng, W., Mohsenin, T., Yu, Z., Jacobson,
A., Landge, G., Meeuwsen, M., Watnik, C., Tran, A.,
Xiao, Z., Work, E., Webb, J., Mejia, P., and Baas, B.
(2009). A 167-processor computational platform in
65 nm cmos. IEEE Journal of Solid State Circuits,
44(4):1130–1144.
Truscan, D., Seceleanu, T., Lilius, J., and Tenhunen, H.
(2008). A model-based design process for the segbus
distributed architecture. In Proceedings of the 15th
Annual IEEE International Conference and Workshop
on the Engineering of Computer Based Systems, pages
307–316. IEEE Computer Society.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H.,
Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T.,
Jain, S., Venkataraman, S., Hoskote, Y., and Borkar,
N. (2007). An 80-tile 1.28tflops network-on-chip in
65nm cmos. In Proc. Digest of Technical Papers. of
ISSCC 2007, pages 98–589.
Wibben, J. and Harjani, R. (2007). A high efficiency dc-dc
converter using 2nh on-chip inductors. In Proc. IEEE
Symposium on VLSI Circuits, pages 22–23.
W¨urtz, R. P., editor (2008). Organic Computing. Springer.
Yang, B., Guang, L., Canhao, X. T., Yin, A. W., Tero S¨antti,
T., and Plosila, J. (2010). Multi-application multi-step
mapping method for many-core network-on-chips. In
Proc. of Norchip 2010.
HIERARCHICAL AGENT MONITORING DESIGN PLATFORM - Towards Self-aware and Adaptive Embedded
Systems
581