average cost obtained by presented algorithm for
graph with 30 nodes when δ=0,3 (3074) is lower
than the best obtained result using DGP08 (3081).
For presented methodology, when δ=0,2, the best
obtained solution is the same as for DGP08 (3081).
Results obtained by algorithm Ewa was: time 204,
and cost 2975 for graph 10, for graph with 20 nodes
the execution time was 457 while cost was 3020.
Also for bigger graph (with 30 nodes) the results
were much worse that obtained by DGP08 and
GP2015 – obtained time was 789 and cost was 5330.
6 CONCLUSIONS
In this paper we present a new methodology based
on genetic programming for hardware/software co-
synthesis. Unlike other genetic programming
approaches the number of individuals in populations
is not const. Moreover the number of individuals
increases in each population. This is achieved by
increasing number of individuals obtained using
mutation operator.
First obtained results indicates that the results
obtained by proposed methodology are better than
obtained using other algorithms. In every genetic
approach number of individuals in each population
has to be large. Presented methodology allows to
generate less individuals in initial population and
obtain good solutions during evolution process. The
size of final population will be found by the
algorithm.
Some test like t-test, Mann-Whittey test or
Wilcoxon test (Ruxton, 2006) can be made to
compare DGP08 and GP 2015, but we were afraid
that they may underestimate the true significance of
obtained results.
The future work will concentrate on examining
the influence of another genetic operators on quality
of the results and different representation of
genotype tree. We will also test different genetic
operators and chromosomes.
ACKNOWLEDGEMENTS
This work is supported by the Foundation for Polish
Science, under grant “Mistrz 2012” No. 9/2012:
“New computational approaches for solving next
generation microelectronic design problems”.
REFERENCES
Acasandrei, L., Barriga, A., 2012. FPGA implementation
of an embedded face detection system based on
LEON3. In Proceedings of the International
Conference on Image Pro-cessing, Computer Vision,
and Pattern Recognition.
Mahdjoub, J., Rousseaux, F., 2014. Planning and
Optimization of Resources Deployment: Application
to Crisis Management. In Proceedings of the 11th
IEEE International Conference on Embedded
Software and Systems.
Kopetz, H., 2008. The complexity challenge in embedded
system design. In Proceedings of the 11th IEEE
International Symposium on object Oriented Real-
Time Distributed Computing.
Martin, G., 2006. Overview of the MPSoC Design
Challenge. In Proceedings of the 43rd annual Design
Automation Conference.
Henzinger, T.A., Sifakis, J., 2006. The Embedded Systems
Design Challenge. In Lecture Notes in Computer
Science, vol. 4085, pp 1-15.
Jiang, K., Eles, P., Peng, Z., 2012. Co-design techniques
for distributed real-time embedded systems with
communication security constrains. Design
Automation and Test in Europe (DATE 2012).
Deniziak, S., 2004. Cost-efficient synthesis of
multiprocessor heterogeneous systems. In Control and
Cybernetics, vol. 33, No. 2.
Yen, T., Wolf, W., 1995. Sensivity-Driven Co-Synthesis
of Distributed Embedded Systems. In Proceedings of
the International Symposium on System Synthesis.
Górski, A., Ogorzałek, M., 2014a. Iterative Improvement
methodology for hardware/software co-synthesis of
embedded systems based on genetic programming. In
Proceedings of the 11th IEEE International
Conference on Embedded Software and Systems
(Work in Progress session).
Dave, B., Lakshminarayana, G., Jha, N., 1997. COSYN:
Hardware/software Co-synthesis of Embedded
Systems. In Proceedings of the 34th annual Design
Automation Conference (DAC’97).
Chehida, K., B., Auguin, M., 2002. HW/SW Partitioning
Approach for Reconfigurable System Design. In
Proceedings of the International Conference on
Compilers, Architectures and Synthesis for Embedded
Systems, CASES 2002.
Purnaprajna, M., Reformat, M., Pedrycz, W., 2007.
Genetic algorithms for hardware-software partitioning
and optimal resource allocation. In Journal of Systems
Architecture, 53(7).
Eles, P., Peng, Z., Kuchciński, K., Doboli, A., 1997.
System Level Hardware/Software Partitioning Based
on Simulated Annealing and Tabu Search. In Design
Automation for Embedded Systems, vol. 2, No 1.
Deniziak, S., Górski, A., 2008. Hardware/Software Co-
Synthesis of Distributed Embedded Systems Using
Genetic programming. In Proceedings of the 8th
International Conference Evolvable Systems: From
GP-basedMethodologyforHW/SWCo-synthesisofMultiprocessorEmbeddedSystemswithIncreasingNumberof
IndividualsObtainedbyMutation
279