![](bg8.png)
Henkel, J., Bauer, L., Dutt, N., Gupta, P., Nassif, S. R.,
Shafique, M., Tahoori, M. B., and Wehn, N. (2013).
Reliable on-chip systems in the nano-era: lessons
learnt and future trends. In DAC 2013, pages 99:1–
99:10.
Hoffmann, M., Ulbrich, P., Dietrich, C., Schirmeier, H.,
Lohmann, D., and Schr
¨
oder-Preikschat, W. (2014). A
practitioner’s guide to software-based soft-error miti-
gation using an-codes. In HASE 2014, pages 33–40.
Hwang, A. A., Stefanovici, I. A., and Schroeder, B. (2012).
Cosmic rays don’t strike twice: understanding the na-
ture of DRAM errors and the implications for system
design. In ASPLOS 2012, pages 111–122.
Idreos, S., Groffen, F., Nes, N., Manegold, S., Mullender,
K. S., and Kersten, M. L. (2012). Monetdb: Two
decades of research in column-oriented database ar-
chitectures. IEEE Data Eng. Bull., 35(1):40–45.
Itoh, K., Hori, R., Masuda, H., Kamigaki, Y., Kawamoto,
H., and Katto, H. (1980). A single 5v 64k dynamic
ram. In ISSCC 1980, volume 23, pages 228–229.
Khan, S., Lee, D., Kim, Y., Alameldeen, A. R., Wilkerson,
C., and Mutlu, O. (2014). The efficacy of error miti-
gation techniques for dram retention failures: A com-
parative experimental study. SIGMETRICS Perform.
Eval. Rev., 42(1):519–532.
Khan, S. M., Lee, D., and Mutlu, O. (2016). PARBOR:
an efficient system-level technique to detect data-
dependent failures in DRAM. In DSN 2016, pages
239–250.
Kim, J., Hardavellas, N., Mai, K., Falsafi, B., and Hoe,
J. (2007). Multi-bit error tolerant caches using two-
dimensional error coding. In Symposium on Microar-
chitecture 2007, pages 197–209.
Kim, Y., Daly, R., Kim, J., Fallin, C., Lee, J., Lee, D., Wilk-
erson, C., Lai, K., and Mutlu, O. (2014). Flipping bits
in memory without accessing them: An experimental
study of DRAM disturbance errors. In ISCA 2014,
pages 361–372.
Kohara, M., Mashiko, Y., Nakasaki, K., and Nunoshita, M.
(1990). Mechanism of electromigration in ceramic
packages induced by chip-coating polyimide. IEEE
Transactions on Components, Hybrids, and Manufac-
turing Technology, 13(4):873–878.
Kolditz, T., Habich, D., Damme, P., Lehner, W., Kuvaiskii,
D., Oleksenko, O., and Fetzer, C. (2015). Resiliency-
aware data compression for in-memory database sys-
tems. In DATA 2015, pages 326–331.
Kolditz, T., Habich, D., Lehner, W., Werner, M., and
de Bruijn, S. T. J. (2018). AHEAD: adaptable data
hardening for on-the-fly hardware error detection dur-
ing database query processing. In SIGMOD, pages
1619–1634.
Kolditz, T., Kissinger, T., Schlegel, B., Habich, D., and
Lehner, W. (2014). Online bit flip detection for in-
memory b-trees on unreliable hardware. In DaMoN
2014, pages 5:1–5:9.
Kultursay, E., Kandemir, M. T., Sivasubramaniam, A., and
Mutlu, O. (2013). Evaluating STT-RAM as an energy-
efficient main memory alternative. In ISPASS 2013,
pages 256–267.
Lee, B. C., Ipek, E., Mutlu, O., and Burger, D. (2009). Ar-
chitecting phase change memory as a scalable dram
alternative. In ISCA 2009, pages 2–13.
Lemire, D. and Boytsov, L. (2015). Decoding billions of in-
tegers per second through vectorization. Softw., Pract.
Exper., 45(1):1–29.
Liu, J., Jaiyen, B., Kim, Y., Wilkerson, C., and Mutlu, O.
(2013). An experimental study of data retention be-
havior in modern dram devices: Implications for re-
tention time profiling mechanisms. SIGARCH Com-
put. Archit. News, 41(3):60–71.
Moon, T. K. (2005). Error correction coding. Mathematical
Methods and Algorithms. Jhon Wiley and Son.
Mutlu, O. (2017). The rowhammer problem and other is-
sues we may face as memory becomes denser. In
DATE 2017, pages 1116–1121.
Neumann, T. (2016). The price of correctness.
http://databasearchitects.blogspot.de/2015/12/the-
price-of-correctness.html.
Oh, N., Shirvani, P. P., and McCluskey, E. J. (2002).
Error detection by duplicated instructions in super-
scalar processors. IEEE Transactions on Reliability,
51(1):63–75.
O’Neil, P., O’Neil, E., Chen, X., and Revilak, S. (2009).
The Star Schema Benchmark and Augmented Fact Ta-
ble Indexing, pages 237–252.
Pittelli, F. M. and Garcia-Molina, H. (1986). Database
processing with triple modular redundancy. In SRDS
1986, pages 95–103.
Pittelli, F. M. and Garcia-Molina, H. (1989). Reliable
scheduling in a TMR database system. ACM Trans.
Comput. Syst., 7(1):25–60.
Rehman, S., Shafique, M., and Henkel, J. (2016). Reliable
Software for Unreliable Hardware - A Cross Layer
Perspective. Springer.
Reis, G. A., Chang, J., Vachharajani, N., Rangan, R., and
August, D. I. (2005). SWIFT: software implemented
fault tolerance. In CGO 2005, pages 243–254.
Schiffel, U. (2011). Hardware error detection using AN-
Codes. PhD thesis, Dresden University of Technology.
Shafique, M. et al. (2015). Multi-layer software reliability
for unreliable hardware. it - Information Technology,
57(3):170–180.
Stonebraker, M., Abadi, D. J., Batkin, A., Chen, X., Cher-
niack, M., Ferreira, M., Lau, E., Lin, A., Madden,
S., O’Neil, E. J., O’Neil, P. E., Rasin, A., Tran, N.,
and Zdonik, S. B. (2005). C-store: A column-oriented
DBMS. In VLDB 2005, pages 553–564.
Ulbrich, P., Hoffmann, M., Kapitza, R., Lohmann, D.,
Schroder-Preikschat, W., and Schmid, R. (2012).
Eliminating single points of failure in software-based
redundancy. In EDCC 2012, pages 49–60.
Wong, H. P., Lee, H., Yu, S., Chen, Y., Wu, Y., Chen, P.,
Lee, B., Chen, F. T., and Tsai, M. (2012). Metal-oxide
RRAM. Proceedings of the IEEE, 100(6):1951–1970.
Zukowski, M., H
´
eman, S., Nes, N., and Boncz, P. A. (2006).
Super-scalar RAM-CPU cache compression. In ICDE
2006, page 59.
Zukowski, M., van de Wiel, M., and Boncz, P. A. (2012).
Vectorwise: A vectorized analytical DBMS. In ICDE
2012, pages 1349–1350.
DATA 2018 - 7th International Conference on Data Science, Technology and Applications
372