mails.ucas.ac.cn
Keywords: phase-locked loop, Unbiased FIR Filter, GNSS, OCXO, disciplined clock.
Abstract: The disciplined clock system aiming at providing frequency signal with excellent frequency stability, which
combines the well short-term frequency stability of the oven controlled crystal oscillator(OXCO) with the
excellent long-term frequency stability of the one pulse per second (1PPS) output of the global navigation
satellite system (GNSS) receiver. Based on the phase locked loop(PLL) structure, a disciplined clock system
mainly consisting of 3 parts has been designed, the clockbias information is get from the UBX protocol
generating by the Ublox receiver, and the unbiased finite impulse response(FIR) filter having a good
performance is used as a loop filter. Some experiments are carried out, and it shows that the Allan variance
of frequency stability of disciplined clock has been improved 2 orders and reached to
11
1.97 10
@10000s
compared to the OXCO whose frequency stability is
9
1.56 10
@10000s.
1 INTRODUCTION
The use of 1PPS signal to discipline the local OCXO
on the relevant research carried out in foreign
countries Earlier. In view of the sawtooth error of
the 1PPS signal and local crystal oscillator
frequency deviation, aging and frequency offset, this
problem was originally proposed in 1982 and Allan
and Barnes proposed using Kalman filter to solve
the problem. In 1999, Yuriy S. Shmaliy found that
the Kalman estimates may become biased when the
noise is not a Gaussian noise. Yuriy S. Shmaliy
studied a variety of ways to weaken these errors. In
2002, he proposed the Unbiased sliding average
filter to reduce the noise and found that this method
is better than the third-order Kalman filter. However,
it is possible that the OXCO will drift due to other
factors such as temperature. In this case, the filter
becomes less effective. In 2003 Nigel C. Helsby
proposed the use of balanced mixers and DDS to
achieve local oscillator frequency drift calibration,
making frequency stability to achieve greater
improvement. In 2006, Yuriy S. Shmaliy proposed
an unbiased FIR filter, which is very effective for
the TIE model. For noise signals that are not
Gaussian white noises, it also has a better inhibitory
effect.
In this paper, using the unbiased FIR filter
method as a loop filter, which is based on PLL
structure, and getting the information of clockbias
by the Ublox UBX protocol. The results obtained
using the symmetricom 5125A. In what follows,
Section 2 presents the system design of the
disciplined clock including the detailed description
of each component. Section 3 describes the
experimental platform and the measurement results.
Finally, conclusions are given at Section 4.
2 DISCIPLINED CLOCK
SYSTEM DESIGN
The disciplined clock system is essentially a phase-
locked loop which consists of three parts, including
the phase detector (PD), the voltage-controlled
oscillator (VCO) and the loop filter (LP). The role
of the phase-locked loop is to output a frequency
signal synchronized with the frequency and phase
of the input reference signal. In the synchronized
state, the phase detector output phase difference
between the input signal and the output signal is 0
or a constant. Its basic structure is shown in Fig.1,