Table 1: Model-checker timing results (low values are bet-
ter).
Model Property Time MC (ms) Time UPPAAL (ms)
ebook RG 3832 /
ebook D 14 755
ebook LeadsTo 5659 2235
ebook A[]x<12 (BFS) 10 287
ebook A[]x<13 (BFS) 3478 1303
ebook E[] (BFS) 14 282
ebook A<>(DFS) 29 279
ebook E<>(BFS) 3604 1292
ebook R, L, D, CTL 17529 12068
telecom final R, L 1242 2927
AD V2 R, L, D 82 433
CM async R, L, D 126 393
CM async CTL 2776 1328
UAV R, L, D, CTL 688 2505
PC R, L, D, CTL 198 748
model-checker has verified them, a green check or a
red cross indicates for each property whether they are
satisfied or not. Additionally, a counter example can
be generated in some situations. We now intend to im-
prove this trace generation facility. We also intend to
extend this model-checker to other profiles supported
by TTool. Furthermore, we plan to tackle new opti-
mization techniques to make our model-checker even
more competitive among the available ones. Linking
this model-checker to other UML/SysML framework
is also part of our future work.
ACKNOWLEDGEMENTS
The AQUAS project is funded by ECSEL JU under
grant agreement No 737475.
REFERENCES
Ando, T., Yatsu, H., Kong, W., Hisazumi, K., and Fukuda,
A. (2013). Formalization and model checking of
sysml state machine diagrams by csp#. In Murgante,
B., Misra, S., Carlini, M., Torre, C. M., Nguyen,
H.-Q., Taniar, D., Apduhan, B. O., and Gervasi, O.,
editors, Computational Science and Its Applications
– ICCSA 2013, pages 114–127, Berlin, Heidelberg.
Springer Berlin Heidelberg.
Apvrille, L., Courtiat, J. ., Lohr, C., and de Saqui-Sannes,
P. (2004). Turtle: a real-time uml profile supported
by a formal validation toolkit. IEEE Transactions on
Software Engineering, 30(7):473–487.
Apvrille, L., de Saqui-Sannes, P., and Vingerhoeds, R.
(2020). An educational case study of using sysml
and ttool for unmanned aerial vehicles design. IEEE
Journal on Miniaturization for Air and Space Systems,
1(2):117–129.
Apvrille, L. and Li, L. W. (2019). Harmonizing safety,
security and performance requirements in embedded
systems. In Design, Automation and Test in Europe
(DATE’2019), Florence, Italy.
Apvrille, L., Muhammad, W., Ameur-Boulifa, R., Coud-
ert, S., and Pacalet, R. (2006). A uml-based environ-
ment for system design space exploration. In 2006
13th IEEE International Conference on Electronics,
Circuits and Systems, pages 1272–1275.
Bruel, C. (1998). Integrating formal and informal spec-
ification techniques. why? how? In Industrial-
Strength Formal Specification Techniques, Workshop
on, page 50, Los Alamitos, CA, USA. IEEE Computer
Society.
DeAntoni, J. and Mallet, F. (2012). Timesquare: Treat your
models with logical time. In International Conference
on Modelling Techniques and Tools for Computer Per-
formance Evaluation, pages 34–41. Springer.
Delatour, J. and Paludetto, M. (1998). Uml/pno: A way
to merge uml and petri net objects for the analysis
of real-time systems. In Demeyer, S. and Bosch,
J., editors, Object-Oriented Technology: ECOOP’98
Workshop Reader, pages 511–514, Berlin, Heidel-
berg. Springer Berlin Heidelberg.
Gabmeyer, Sebastian, K. P. S. M. G. M. K. G. (2019).
A feature-based classification of formal verification
techniques for software models. Software & Systems
Modeling.
Kangas, T., Kukkala, P., Orsila, H., Salminen, E.,
H
¨
annik
¨
ainen, M., H
¨
am
¨
al
¨
ainen, T. D., Riihim
¨
aki, J.,
and Kuusilinna, K. (2006). Uml-based multiprocessor
soc design framework. ACM Transactions on Embed-
ded Computing Systems (TECS), 5(2):281–320.
Laleau, R. and Mammar, A. (2000). An overview of a
method and its support tool for generating b speci-
fications from uml notations. In Proceedings ASE
2000. Fifteenth IEEE International Conference on Au-
tomated Software Engineering, pages 269–272.
Ouchani, S., Ait Mohamed, O., and Debbabi, M. (2013). A
probabilistic verification framework for sysml activity
diagrams. volume 246, pages 165–170.
Sch
¨
afer, T., Knapp, A., and Merz, S. (2001). Model check-
ing uml state machines and collaborations. Electronic
Notes in Theoretical Computer Science, 55:357–369.
Stemmer, R., Schlender, H., Fakih, M., Gr
¨
uttner, K., and
Nebel, W. (2019). Probabilistic state-based rt-analysis
of sdfgs on mpsocs with shared memory communica-
tion. In 2019 Design, Automation Test in Europe Con-
ference Exhibition (DATE), pages 1715–1720.
Thiele, L., Wandeler, E., and Haid, W. (2007). Performance
analysis of distributed embedded systems. In Interna-
tional Conference On Embedded Software: Proceed-
ings of the 7 th ACM & IEEE international conference
on Embedded software, volume 30, pages 10–10. Cite-
seer.
Viehl, A., Sch
¨
onwald, T., Bringmann, O., and Rosenstiel,
W. (2006). Formal performance analysis and simu-
lation of uml/sysml models for esl design. In Pro-
ceedings of the conference on Design, automation and
test in Europe: Proceedings, pages 242–247. Euro-
pean Design and Automation Association.
Wang, H., Zhong, D., Zhao, T., and Ren, F. (2019). Inte-
grating model checking with sysml in complex system
safety analysis. IEEE Access, 7:16561–16571.
Direct Model-checking of SysML Models
223