3 CONCLUSION
An efficient and generalized algorithmic
transformation of Vedic Sutra- Yavadunam
Tavadunikritya Varga Yojayet is proposed with its
analysis and simulation. A C++ program is written
to show the working of the former mentioned
algorithm. The code can twin the algorithm if it is
applied on a purely binary programming language.
The future work is to design digital circuits based on
this algorithm and to look for further possibilities to
reduce the number of steps required in this approach
(Pabitra Kumar Mohapatra, 2018; Prabha 2011;
Shatrughna Ojha, 2020, Vandana Shukla) . The
algorithm has many such possibilities, like-
completely remove the binary operations for inputs
in the form of 2
N
and produce direct results for the
same without any binary operation being applied on
the input.
REFERENCES
Das, Subhamoy. "The 16 Sutras of Vedic Math." Learn
Religions, Feb. 11, 2020, learnreligions.com/vedic-
math-formulas-1770680.
Shatrughna Ojha, Vandana Shukla, O. P. Singh, G. R.
Mishra, R. K. Tiwari, “A Novel Approach for 4-Bit
Squaring Circuit Using Vedic Mathematics”, Smart
Innovations in Communication and Computational
Sciences. Advances in Intelligent Systems and
Computing, Editors: S. Tiwari, M. Trivedi, K. Mishra,
A. Misra, K. Kumar, E. Suryani, vol 1168, Springer,
Singapore: Print ISBN 978-981-15-5344-8, Online
ISBN978-981-15-5345-5, 2020.
Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari,
“A Novel Approach for Reversible Realization of 4 X
4 BIT Vedic Multiplier Circuit”, Advances in VLSI,
Communication, and Signal Processing.
Myths and reality : On ‘Vedic mathematics’ S.G. Dani
School of Mathematics Tata Institute of Fundamental
Research.
Jagadguru Swami Sri Bharati Krishna Tirthaji
Maharaj,“Vedic Mathematics”, Delhi: Motilal
Banarsidas Publishers Pvt.Ltd. , (2009).
Elango S Deepa R, “Implementation of Low Area FIR
Filters Using Vedic Multiplication Algorithm”,
Journal of Engineering and Applied Sciences, Vol. 13
(05), pp. 4733-4738, 2018.
A. Deepa and C. N. Marimuthu, “High Speed VLSI
Architecture for Squaring Binary Numbers Using
Yavadunam Sutra and Bit Reduction Technique”,
International Journal of Applied Engineering Research
ISSN 0973-4562 Volume 13, Number 6 (2018) pp.
4471-4474
Nisha Angeline M & Anjali M, “DESIGN AND
ANALYSIS OF VEDIC MULTIPLIER BASED ON
YAVADUNAM TAVADUNIKRITYA VARGA
YOJAYET SUTRA”, International Journal of
Advance Research in Engineering, Science &
Technology (IJAREST) Volume 5, Issue 3, March
2018, e-ISSN: 2393-9877, print-ISSN: 2394-2444
http://www.vedamu.org/Veda/1795$Vedic_Mathematics_
Methods.pdf
Pabitra Kumar Mohapatra, Siba Kumar Panda, Sambita
Dalal, Shibashis Pradhan,”VHDL implementation of a
Novel Low power squaring circuit using YTVY
algorithm of Vedic Mathematics ”, International
Journal of Emerging Trends in Science and
Technology, Vol.02, No.3, pp.2139- 2146, (2015).
Prabha S. Kasliwal, B. P. Patil and D. K. Gautam,”
Performance evaluation of squaring operation by
Vedic Mathematics, ”IETE Journal of Research,
pp.39-41, (2011).