![](bgb.png)
ing. IEEE Journal of Solid-State Circuits, 26(3):330–
342.
Della Croce, F. and Scatamacchia, R. (2018). Longest pro-
cessing time rule for identical parallel machines revis-
ited. Journal of Scheduling, 23/2:163–176.
Devgan, V., Singh, V., et al. (2019). Using a novel
image analysis metric to calculate similarity of in-
put image and images generated by WAE. In 2019
Amity International Conference on Artificial Intelli-
gence (AICAI), pages 953–957.
Dhar, T., Kunal, K., et al. (2021). ALIGN: A system for
automating analog layout. IEEE Design and Test of
Computers, 38(2):8–18.
Fruchterman, T. M. J. and Reingold, E. M. (1991). Graph
drawing by force-directed placement. Software: Prac-
tice and Experience, 21(11):1129–1164.
Gurobi Optimization, LLC (2021). Gurobi Optimizer Ref-
erence Manual. https://www.gurobi.com.
Kandu
ˇ
c, T. and Rodi
ˇ
c, B. (2015). Optimisation of factory
floor layout using force-directed graph drawing algo-
rithm. In 2015 38th International Convention on In-
formation and Communication Technology, Electron-
ics and Microelectronics (MIPRO), pages 1087–1092.
Korf, R., Moffitt, M., and Pollack, M. (2010). Optimal
rectangle packing. Annals of Operations Research,
179(1):261–295.
Kubal
´
ık, J., Kadera, P., et al. (2019). Plant layout optimiza-
tion using evolutionary algorithms. In Industrial Ap-
plications of Holonic and Multi-Agent Systems, pages
173–188, Cham. Springer International Publishing.
Lin, Y., Li, Y., et al. (2022). Are analytical techniques
worthwhile for analog IC placement? In Proceedings
of the 2022 Conference & Exhibition on Design, Au-
tomation & Test in Europe, DATE ’22, page 154–159.
European Design and Automation Association.
Lourenco, N., Vianello, M., et al. (2006). LAYGEN - auto-
matic layout generation of analog ICs from hierarchi-
cal template descriptions. In 2006 Ph.D. Research in
Microelectronics and Electronics, pages 213–216.
Ma, Q., Xiao, L., et al. (2011). Simultaneous handling of
symmetry, common centroid, and general placement
constraints. IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, 30(1):85–
95.
Mallappa, U., Pratty, S., and Brown, D. (2022). RLPlace:
Deep RL guided heuristics for detailed placement op-
timization. In Proceedings of the 2022 Conference &
Exhibition on Design, Automation & Test in Europe,
DATE ’22, page 120–123. European Design and Au-
tomation Association.
Martins, R., Lourenc¸o, N., and Horta, N. (2015). Multi-
objective optimization of analog integrated circuit
placement hierarchy in absolute coordinates. Expert
Systems with Applications, 42(23):9137–9151.
Mirhoseini, A., Goldie, A., et al. (2021). A graph place-
ment methodology for fast chip design. Nature,
594(7862):207–212.
Nesterov, Y. (1983). A method for solving the con-
vex programming problem with convergence rate
o(1/k
2
). Proceedings of the USSR Academy of Sci-
ences, 269:543–547.
Oliveira, J. F., J
´
unior, A. N., et al. (2016). A survey on
heuristics for the two-dimensional rectangular strip
packing problem. Pesquisa Operacional, 36:197–226.
Scheible, J. and Lienig, J. (2015). Automation of analog IC
layout: Challenges and solutions. In Proceedings of
the 2015 Symposium on International Symposium on
Physical Design, ISPD ’15, page 33–40.
Spindler, P., Schlichtmann, U., and Johannes, F. M. (2008).
Kraftwerk2—A fast force-directed quadratic place-
ment approach using an accurate net model. IEEE
Transactions on Computer-Aided Design of Integrated
Circuits and Systems, 27(8):1398–1411.
Strasser, M., Eick, M., et al. (2008). Deterministic ana-
log circuit placement using hierarchically bounded
enumeration and enhanced shape functions. In 2008
IEEE/ACM International Conference on Computer-
Aided Design, pages 306–313.
Xie, W. and Sahinidis, N. V. (2008). A branch-and-bound
algorithm for the continuous facility layout problem.
Computers & Chemical Engineering, 32(4):1016–
1028.
Xu, B., Li, S., et al. (2017). Hierarchical and analyti-
cal placement techniques for high-performance ana-
log circuits. In Proceedings of the 2017 ACM on In-
ternational Symposium on Physical Design, ISPD ’17,
page 55–62.
Xu, B., Li, S., et al. (2019a). Device layer-aware analytical
placement for analog circuits. In Proceedings of the
2019 International Symposium on Physical Design,
ISPD ’19, page 19–26.
Xu, B., Zhu, K., et al. (2019b). MAGICAL: Toward
fully automated analog IC layout leveraging human
and machine intelligence: Invited paper. In 2019
IEEE/ACM International Conference on Computer-
Aided Design (ICCAD), pages 1–8.
ICORES 2023 - 12th International Conference on Operations Research and Enterprise Systems
116