Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES
Bholanath Roy, Ravi Prakash Giri, Ashokkumar C., Bernard Menezes
2015
Abstract
We design and implement the espionage infrastructure to launch a cache-based side channel attack on AES. This includes a spy controller and a ring of spy threads with associated analytic capabilities – all hosted on a single server. By causing the victim process (which repeatedly performs AES encryptions) to be interrupted, the spy threads capture the victim’s footprints in the cache memory where the lookup tables reside. Preliminary results indicate that our setup can deduce the encryption key in fewer than 30 encryptions and with far fewer victim interruptions compared to previous work. Moreover, this approach can be easily adapted to work on diverse hardware/OS platforms and on different versions of OpenSSL.
References
- Bernstein, D. J. (2005). Cache-timing attacks on aes.
- Bonneau, J. and Mironov, I. (2006). Cache-collision timing attacks against aes. In Cryptographic Hardware and Embedded Systems-CHES 2006, pages 201-215. Springer.
- Brumley, D. and Boneh, D. (2005). Remote timing attacks are practical. Computer Networks, 48(5):701-716.
- Daemen, J. and Rijmen, V. (2002). The design of Rijndael: AES-the advanced encryption standard. Springer Science & Business Media.
- Gullasch, D., Bangerter, E., and Krenn, S. (2011). Cache games-bringing access-based cache attacks on aes to practice. In Security and Privacy (SP), 2011 IEEE Symposium on, pages 490-505. IEEE.
- Hennessy, J. L. and Patterson, D. A. (2012). Computer architecture: a quantitative approach. Elsevier.
- Irazoqui, G., Inci, M. S., Eisenbarth, T., and Sunar, B. (2014a). Fine grain cross-vm attacks on xen and vmware. In Big Data and Cloud Computing (BdCloud), 2014 IEEE Fourth International Conference on, pages 737-744. IEEE.
- Irazoqui, G., Inci, M. S., Eisenbarth, T., and Sunar, B. (2014b). Wait a minute! a fast, cross-vm attack on aes.
- In Research in Attacks, Intrusions and Defenses, pages 299-319. Springer.
- Menezes, A. J., Van Oorschot, P. C., and Vanstone, S. A. (1996). Handbook of applied cryptography. CRC press
- Neve, M. and Seifert, J.-P. (2007). Advances on accessdriven cache attacks on aes. In Selected Areas in Cryptography, pages 147-162. Springer.
- Osvik, D. A., Shamir, A., and Tromer, E. (2006). Cache attacks and countermeasures: the case of aes. In Topics in Cryptology-CT-RSA 2006, pages 1-20. Springer.
- Synchronicity, (1983) http://www.songfacts.com/detail.php?id=548.
- Tromer, E., Osvik, D. A., and Shamir, A. (2010). Efficient cache attacks on aes, and countermeasures. Journal of Cryptology, 23(1):37-71.
- Tsunoo, Y., Saito, T., Suzaki, T., Shigeri, M., and Miyauchi, H. (2003). Cryptanalysis of des implemented on computers with cache. In Cryptographic Hardware and Embedded SystemsCHES 2003, pages 62-76. Springer.
- Weiss, M., Heinz, B., and Stumpf, F. (2012). A cache timing attack on aes in virtualization environments. In Financial Cryptography and Data Security, pages 314-328. Springer.
Paper Citation
in Harvard Style
Roy B., Prakash Giri R., C. A. and Menezes B. (2015). Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES . In Proceedings of the 12th International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2015) ISBN 978-989-758-117-5, pages 441-447. DOI: 10.5220/0005576804410447
in Bibtex Style
@conference{secrypt15,
author={Bholanath Roy and Ravi Prakash Giri and Ashokkumar C. and Bernard Menezes},
title={Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES},
booktitle={Proceedings of the 12th International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2015)},
year={2015},
pages={441-447},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005576804410447},
isbn={978-989-758-117-5},
}
in EndNote Style
TY - CONF
JO - Proceedings of the 12th International Conference on Security and Cryptography - Volume 1: SECRYPT, (ICETE 2015)
TI - Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES
SN - 978-989-758-117-5
AU - Roy B.
AU - Prakash Giri R.
AU - C. A.
AU - Menezes B.
PY - 2015
SP - 441
EP - 447
DO - 10.5220/0005576804410447